Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a4f7bd36 authored by Ben Skeggs's avatar Ben Skeggs
Browse files

drm/nouveau/mxm: convert to new-style nvkm_subdev 



Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent c9582455

drivers/gpu/drm/nouveau/include/nvkm/subdev/mxm.h

+1 −29
Original line number Diff line number Diff line
@@ -2,33 +2,5 @@ 
#define __NVKM_MXM_H__

#include <core/subdev.h>



#define MXM_SANITISE_DCB 0x00000001



struct nvkm_mxm {

	struct nvkm_subdev subdev;

	u32 action;

	u8 *mxms;

};



static inline struct nvkm_mxm *

nvkm_mxm(void *obj)

{

	return (void *)nvkm_subdev(obj, NVDEV_SUBDEV_MXM);

}



#define nvkm_mxm_create(p,e,o,d)                                            \

	nvkm_mxm_create_((p), (e), (o), sizeof(**d), (void **)d)

#define nvkm_mxm_init(p)                                                    \

	nvkm_subdev_init_old(&(p)->subdev)

#define nvkm_mxm_fini(p,s)                                                  \

	nvkm_subdev_fini_old(&(p)->subdev, (s))

int  nvkm_mxm_create_(struct nvkm_object *, struct nvkm_object *,

			 struct nvkm_oclass *, int, void **);

void nvkm_mxm_destroy(struct nvkm_mxm *);



#define _nvkm_mxm_dtor _nvkm_subdev_dtor

#define _nvkm_mxm_init _nvkm_subdev_init

#define _nvkm_mxm_fini _nvkm_subdev_fini



extern struct nvkm_oclass nv50_mxm_oclass;

int nv50_mxm_new(struct nvkm_device *, int, struct nvkm_subdev **);

#endif

drivers/gpu/drm/nouveau/nvkm/engine/device/base.c

+33 −33
Original line number Diff line number Diff line
@@ -790,7 +790,7 @@ nv50_chipset = { 
	.imem = nv50_instmem_new,

	.mc = nv50_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = nv50_therm_new,

//	.timer = nv04_timer_new,

//	.volt = nv40_volt_new,
@@ -893,7 +893,7 @@ nv84_chipset = { 
	.imem = nv50_instmem_new,

	.mc = nv50_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = g84_therm_new,

//	.timer = nv04_timer_new,

//	.volt = nv40_volt_new,
@@ -924,7 +924,7 @@ nv86_chipset = { 
	.imem = nv50_instmem_new,

	.mc = nv50_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = g84_therm_new,

//	.timer = nv04_timer_new,

//	.volt = nv40_volt_new,
@@ -955,7 +955,7 @@ nv92_chipset = { 
	.imem = nv50_instmem_new,

	.mc = nv50_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = g84_therm_new,

//	.timer = nv04_timer_new,

//	.volt = nv40_volt_new,
@@ -986,7 +986,7 @@ nv94_chipset = { 
	.imem = nv50_instmem_new,

	.mc = g94_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = g84_therm_new,

//	.timer = nv04_timer_new,

//	.volt = nv40_volt_new,
@@ -1011,7 +1011,7 @@ nv96_chipset = { 
	.fuse = nv50_fuse_new,

	.clk = g84_clk_new,

//	.therm = g84_therm_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

	.devinit = g84_devinit_new,

	.mc = g94_mc_new,

	.bus = g94_bus_new,
@@ -1042,7 +1042,7 @@ nv98_chipset = { 
	.fuse = nv50_fuse_new,

	.clk = g84_clk_new,

//	.therm = g84_therm_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

	.devinit = g98_devinit_new,

	.mc = g98_mc_new,

	.bus = g94_bus_new,
@@ -1079,7 +1079,7 @@ nva0_chipset = { 
	.imem = nv50_instmem_new,

	.mc = g98_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = g84_therm_new,

//	.timer = nv04_timer_new,

//	.volt = nv40_volt_new,
@@ -1110,7 +1110,7 @@ nva3_chipset = { 
	.imem = nv50_instmem_new,

	.mc = g98_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gt215_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1143,7 +1143,7 @@ nva5_chipset = { 
	.imem = nv50_instmem_new,

	.mc = g98_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gt215_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1175,7 +1175,7 @@ nva8_chipset = { 
	.imem = nv50_instmem_new,

	.mc = g98_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gt215_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1207,7 +1207,7 @@ nvaa_chipset = { 
	.imem = nv50_instmem_new,

	.mc = g98_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = g84_therm_new,

//	.timer = nv04_timer_new,

//	.volt = nv40_volt_new,
@@ -1238,7 +1238,7 @@ nvac_chipset = { 
	.imem = nv50_instmem_new,

	.mc = g98_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = g84_therm_new,

//	.timer = nv04_timer_new,

//	.volt = nv40_volt_new,
@@ -1269,7 +1269,7 @@ nvaf_chipset = { 
	.imem = nv50_instmem_new,

	.mc = g98_mc_new,

	.mmu = nv50_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gt215_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1303,7 +1303,7 @@ nvc0_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf100_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf100_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1338,7 +1338,7 @@ nvc1_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf100_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1372,7 +1372,7 @@ nvc3_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf100_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1406,7 +1406,7 @@ nvc4_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf100_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf100_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1441,7 +1441,7 @@ nvc8_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf100_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf100_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1476,7 +1476,7 @@ nvce_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf100_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf100_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1511,7 +1511,7 @@ nvcf_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf100_pmu_new,

//	.therm = gt215_therm_new,

//	.timer = nv04_timer_new,
@@ -1545,7 +1545,7 @@ nvd7_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,

//	.ce[0] = gf100_ce0_new,
@@ -1577,7 +1577,7 @@ nvd9_chipset = { 
	.ltc = gf100_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf110_pmu_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,
@@ -1611,7 +1611,7 @@ nve4_chipset = { 
	.ltc = gk104_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk104_pmu_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,
@@ -1647,7 +1647,7 @@ nve6_chipset = { 
	.ltc = gk104_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk104_pmu_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,
@@ -1683,7 +1683,7 @@ nve7_chipset = { 
	.ltc = gk104_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gf110_pmu_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,
@@ -1743,7 +1743,7 @@ nvf0_chipset = { 
	.ltc = gk104_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk110_pmu_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,
@@ -1779,7 +1779,7 @@ nvf1_chipset = { 
	.ltc = gk104_ltc_new,

	.mc = gf106_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk110_pmu_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,
@@ -1815,7 +1815,7 @@ nv106_chipset = { 
	.ltc = gk104_ltc_new,

	.mc = gk20a_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk208_pmu_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,
@@ -1850,7 +1850,7 @@ nv108_chipset = { 
	.ltc = gk104_ltc_new,

	.mc = gk20a_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk208_pmu_new,

//	.therm = gf110_therm_new,

//	.timer = nv04_timer_new,
@@ -1885,7 +1885,7 @@ nv117_chipset = { 
	.ltc = gm107_ltc_new,

	.mc = gk20a_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk208_pmu_new,

//	.therm = gm107_therm_new,

//	.timer = gk20a_timer_new,
@@ -1914,7 +1914,7 @@ nv124_chipset = { 
	.ltc = gm107_ltc_new,

	.mc = gk20a_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk208_pmu_new,

//	.timer = gk20a_timer_new,

//	.ce[0] = gm204_ce0_new,
@@ -1943,7 +1943,7 @@ nv126_chipset = { 
	.ltc = gm107_ltc_new,

	.mc = gk20a_mc_new,

	.mmu = gf100_mmu_new,

//	.mxm = nv50_mxm_new,

	.mxm = nv50_mxm_new,

//	.pmu = gk208_pmu_new,

//	.timer = gk20a_timer_new,

//	.ce[0] = gm204_ce0_new,

drivers/gpu/drm/nouveau/nvkm/engine/device/gf100.c

+0 −9
Original line number Diff line number Diff line
@@ -29,7 +29,6 @@ gf100_identify(struct nvkm_device *device) 
	switch (device->chipset) {

	case 0xc0:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gt215_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf100_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -47,7 +46,6 @@ gf100_identify(struct nvkm_device *device) 
		break;

	case 0xc4:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gt215_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf100_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -65,7 +63,6 @@ gf100_identify(struct nvkm_device *device) 
		break;

	case 0xc3:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gt215_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf100_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -82,7 +79,6 @@ gf100_identify(struct nvkm_device *device) 
		break;

	case 0xce:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gt215_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf100_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -100,7 +96,6 @@ gf100_identify(struct nvkm_device *device) 
		break;

	case 0xcf:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gt215_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf100_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -117,7 +112,6 @@ gf100_identify(struct nvkm_device *device) 
		break;

	case 0xc1:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gt215_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf100_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -134,7 +128,6 @@ gf100_identify(struct nvkm_device *device) 
		break;

	case 0xc8:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gt215_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf100_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -152,7 +145,6 @@ gf100_identify(struct nvkm_device *device) 
		break;

	case 0xd9:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf110_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -169,7 +161,6 @@ gf100_identify(struct nvkm_device *device) 
		break;

	case 0xd7:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_ENGINE_DMAOBJ ] =  gf110_dmaeng_oclass;

		device->oclass[NVDEV_ENGINE_FIFO   ] =  gf100_fifo_oclass;

drivers/gpu/drm/nouveau/nvkm/engine/device/gk104.c

+0 −7
Original line number Diff line number Diff line
@@ -29,7 +29,6 @@ gk104_identify(struct nvkm_device *device) 
	switch (device->chipset) {

	case 0xe4:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk104_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -48,7 +47,6 @@ gk104_identify(struct nvkm_device *device) 
		break;

	case 0xe7:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gf110_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -67,7 +65,6 @@ gk104_identify(struct nvkm_device *device) 
		break;

	case 0xe6:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk104_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -97,7 +94,6 @@ gk104_identify(struct nvkm_device *device) 
		break;

	case 0xf0:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk110_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -116,7 +112,6 @@ gk104_identify(struct nvkm_device *device) 
		break;

	case 0xf1:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk110_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -135,7 +130,6 @@ gk104_identify(struct nvkm_device *device) 
		break;

	case 0x106:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk208_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;
@@ -153,7 +147,6 @@ gk104_identify(struct nvkm_device *device) 
		break;

	case 0x108:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gf110_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &nv04_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk208_pmu_oclass;

		device->oclass[NVDEV_SUBDEV_VOLT   ] = &nv40_volt_oclass;

drivers/gpu/drm/nouveau/nvkm/engine/device/gm100.c

+0 −3
Original line number Diff line number Diff line
@@ -29,7 +29,6 @@ gm100_identify(struct nvkm_device *device) 
	switch (device->chipset) {

	case 0x117:

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gm107_therm_oclass;

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &gk20a_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk208_pmu_oclass;
@@ -58,7 +57,6 @@ gm100_identify(struct nvkm_device *device) 
		/* priv ring says no to 0x10eb14 writes */

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gm107_therm_oclass;

#endif

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &gk20a_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk208_pmu_oclass;

#if 0
@@ -84,7 +82,6 @@ gm100_identify(struct nvkm_device *device) 
		/* priv ring says no to 0x10eb14 writes */

		device->oclass[NVDEV_SUBDEV_THERM  ] = &gm107_therm_oclass;

#endif

		device->oclass[NVDEV_SUBDEV_MXM    ] = &nv50_mxm_oclass;

		device->oclass[NVDEV_SUBDEV_TIMER  ] = &gk20a_timer_oclass;

		device->oclass[NVDEV_SUBDEV_PMU    ] =  gk208_pmu_oclass;

#if 0