Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a2481067 authored by Kevin Brodsky's avatar Kevin Brodsky Committed by Sudeep Holla
Browse files

arm64: dts: fast models: Remove clcd's max-memory-bandwidth 



It is unclear why max-memory-bandwidth should be set for CLCD on the
fast model. Removing that property allows allocating and using 32bpp
buffers, which may be desirable on certain platforms such as
Android.

Reported-by: default avatarRuben Ayrapetyan <ruben.ayrapetyan@arm.com>
Reviewed-by: default avatarLinus Walleij <linus.walleij@linaro.org>
Signed-off-by: default avatarKevin Brodsky <kevin.brodsky@arm.com>
Signed-off-by: default avatarSudeep Holla <sudeep.holla@arm.com>
parent 5f9e832c

arch/arm64/boot/dts/arm/fvp-base-revc.dts

+0 −8
Original line number Diff line number Diff line
@@ -265,13 +265,5 @@ 
				<0 0 42 &gic 0 0 GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,

				<0 0 43 &gic 0 0 GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,

				<0 0 44 &gic 0 0 GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;



		motherboard {

			iofpga@3,00000000 {

				clcd@1f0000 {

					max-memory-bandwidth = <130000000>; /* 16bpp @ 63.5MHz */

				};

			};

		};

	};

};

arch/arm64/boot/dts/arm/rtsm_ve-motherboard.dtsi

+0 −2
Original line number Diff line number Diff line
@@ -188,8 +188,6 @@ 
					interrupts = <14>;

					clocks = <&v2m_oscclk1>, <&v2m_clk24mhz>;

					clock-names = "clcdclk", "apb_pclk";

					/* 800x600 16bpp @36MHz works fine */

					max-memory-bandwidth = <54000000>;

					memory-region = <&vram>;



					port {