Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9aa4cc11 authored by Yoichi Yuasa's avatar Yoichi Yuasa Committed by Ralf Baechle
Browse files

[MIPS] Cobalt: Fix IRQ comment; the Cobalt kernel uses CP0 counter now.

parent db0c19e1
Loading
Loading
Loading
Loading
+1 −2
Original line number Diff line number Diff line
@@ -35,7 +35,7 @@
 *	4 - ethernet
 *	5 - 16550 UART
 *	6 - cascade i8259
 *	7 - CP0 counter (unused)
 *	7 - CP0 counter
 */
#define MIPS_CPU_IRQ_BASE		16

@@ -48,7 +48,6 @@
#define SCSI_IRQ			(MIPS_CPU_IRQ_BASE + 5)
#define I8259_CASCADE_IRQ		(MIPS_CPU_IRQ_BASE + 6)


#define GT641XX_IRQ_BASE		24

#include <asm/irq_gt641xx.h>