Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9a8665ab authored by Maciej Purski's avatar Maciej Purski Committed by Krzysztof Kozlowski
Browse files

ARM: dts: exynos: Add soc node to exynos4210 



Soc nodes are used in other exynos DTS. Exynos4210 boards should use
them as well.

Signed-off-by: default avatarMaciej Purski <m.purski@samsung.com>
Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
parent 73a901d0

arch/arm/boot/dts/exynos4210.dtsi

+258 −255
Original line number Original line Diff line number Diff line
@@ -60,6 +60,7 @@ 
		};

		};

	};

	};





	soc: soc {

		sysram: sysram@2020000 {

		sysram: sysram@2020000 {

			compatible = "mmio-sram";

			compatible = "mmio-sram";

			reg = <0x02020000 0x20000>;

			reg = <0x02020000 0x20000>;
@@ -106,7 +107,8 @@ 
				#interrupt-cells = <1>;

				#interrupt-cells = <1>;

				#address-cells = <0>;

				#address-cells = <0>;

				#size-cells = <0>;

				#size-cells = <0>;

			interrupt-map = <0 &gic 0 57 IRQ_TYPE_LEVEL_HIGH>,

				interrupt-map =

					<0 &gic 0 57 IRQ_TYPE_LEVEL_HIGH>,

					<1 &gic 0 69 IRQ_TYPE_LEVEL_HIGH>,

					<1 &gic 0 69 IRQ_TYPE_LEVEL_HIGH>,

					<2 &combiner 12 6>,

					<2 &combiner 12 6>,

					<3 &combiner 12 7>,

					<3 &combiner 12 7>,
@@ -152,26 +154,6 @@ 
			reg = <0x03860000 0x1000>;

			reg = <0x03860000 0x1000>;

		};

		};





	thermal-zones {

		cpu_thermal: cpu-thermal {

			polling-delay-passive = <0>;

			polling-delay = <0>;

			thermal-sensors = <&tmu 0>;



			trips {

			      cpu_alert0: cpu-alert-0 {

				      temperature = <85000>; /* millicelsius */

			      };

			      cpu_alert1: cpu-alert-1 {

				      temperature = <100000>; /* millicelsius */

			      };

			      cpu_alert2: cpu-alert-2 {

				      temperature = <110000>; /* millicelsius */

			      };

			};

		};

	};



		g2d: g2d@12800000 {

		g2d: g2d@12800000 {

			compatible = "samsung,s5pv210-g2d";

			compatible = "samsung,s5pv210-g2d";

			reg = <0x12800000 0x1000>;

			reg = <0x12800000 0x1000>;
@@ -372,6 +354,27 @@ 
		};

		};

	};

	};





	thermal-zones {

		cpu_thermal: cpu-thermal {

			polling-delay-passive = <0>;

			polling-delay = <0>;

			thermal-sensors = <&tmu 0>;



			trips {

				cpu_alert0: cpu-alert-0 {

				temperature = <85000>; /* millicelsius */

				};

				cpu_alert1: cpu-alert-1 {

				temperature = <100000>; /* millicelsius */

				};

				cpu_alert2: cpu-alert-2 {

				temperature = <110000>; /* millicelsius */

				};

			};

		};

	};

};



&gic {

&gic {

	cpu-offset = <0x8000>;

	cpu-offset = <0x8000>;

};

};