Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9a76b1c6 authored by Paulo Zanoni's avatar Paulo Zanoni Committed by Daniel Vetter
Browse files

drm/i915: use PIPECONF_INTERLACE_MASK_HSW on lpt_enable_pch_transcoder 



... instead of PIPECONF_INTERLACE_MASK.

Signed-off-by: default avatarPaulo Zanoni <paulo.r.zanoni@intel.com>
[danvet: applied the change by hand due to patch reorder.]
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 69d3ed5a

drivers/gpu/drm/i915/intel_display.c

+2 −1
Original line number Diff line number Diff line
@@ -1732,7 +1732,8 @@ static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv, 
	val = TRANS_ENABLE;

	pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));



	if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)

	if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) ==

	    PIPECONF_INTERLACED_ILK)

		val |= TRANS_INTERLACED;

	else

		val |= TRANS_PROGRESSIVE;