Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9a2a3603 authored by Benoit Cousson's avatar Benoit Cousson Committed by Paul Walmsley
Browse files

OMAP4: powerdomain data: Fix core mem states and missing cefuse flag 



Since ES2.0, the core ocmram does not support a different state
than the main power domain anymore during both ON and RET power
domain state.
Since PM is not supported at all in ES1.0, update the common
structure.

LOWPOWERSTATECHANGE is supported by the cefuse power domain but
the flag was missing.
Add the PWRDM_HAS_LOWPOWERSTATECHANGE in flags field.

Update the TI copyright date to 2011.

Signed-off-by: default avatarBenoit Cousson <b-cousson@ti.com>
Cc: Paul Walmsley <paul@pwsan.com>
Cc: Rajendra Nayak <rnayak@ti.com>
Cc: Santosh Shilimkar <santosh.shilimkar@ti.com>
[paul@pwsan.com: moved the indentation changes to a different patch set]
Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
parent 6349b96b

arch/arm/mach-omap2/powerdomains44xx_data.c

+4 −3
Original line number Original line Diff line number Diff line 
/*

/*

 * OMAP4 Power domains framework

 * OMAP4 Power domains framework

 *

 *

 * Copyright (C) 2009-2010 Texas Instruments, Inc.

 * Copyright (C) 2009-2011 Texas Instruments, Inc.

 * Copyright (C) 2009-2011 Nokia Corporation

 * Copyright (C) 2009-2011 Nokia Corporation

 *

 *

 * Abhijit Pagare (abhijitpagare@ti.com)

 * Abhijit Pagare (abhijitpagare@ti.com)
@@ -41,14 +41,14 @@ static struct powerdomain core_44xx_pwrdm = { 
	.banks		  = 5,

	.banks		  = 5,

	.pwrsts_mem_ret	= {

	.pwrsts_mem_ret	= {

		[0] = PWRSTS_OFF,	/* core_nret_bank */

		[0] = PWRSTS_OFF,	/* core_nret_bank */

		[1] = PWRSTS_OFF_RET,	/* core_ocmram */

		[1] = PWRSTS_RET,	/* core_ocmram */

		[2] = PWRSTS_RET,	/* core_other_bank */

		[2] = PWRSTS_RET,	/* core_other_bank */

		[3] = PWRSTS_OFF_RET,	/* ducati_l2ram */

		[3] = PWRSTS_OFF_RET,	/* ducati_l2ram */

		[4] = PWRSTS_OFF_RET,	/* ducati_unicache */

		[4] = PWRSTS_OFF_RET,	/* ducati_unicache */

	},

	},

	.pwrsts_mem_on	= {

	.pwrsts_mem_on	= {

		[0] = PWRSTS_ON,	/* core_nret_bank */

		[0] = PWRSTS_ON,	/* core_nret_bank */

		[1] = PWRSTS_OFF_RET,	/* core_ocmram */

		[1] = PWRSTS_ON,	/* core_ocmram */

		[2] = PWRSTS_ON,	/* core_other_bank */

		[2] = PWRSTS_ON,	/* core_other_bank */

		[3] = PWRSTS_ON,	/* ducati_l2ram */

		[3] = PWRSTS_ON,	/* ducati_l2ram */

		[4] = PWRSTS_ON,	/* ducati_unicache */

		[4] = PWRSTS_ON,	/* ducati_unicache */
@@ -318,6 +318,7 @@ static struct powerdomain cefuse_44xx_pwrdm = { 
	.prcm_partition	  = OMAP4430_PRM_PARTITION,

	.prcm_partition	  = OMAP4430_PRM_PARTITION,

	.omap_chip	  = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),

	.omap_chip	  = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),

	.pwrsts		  = PWRSTS_OFF_ON,

	.pwrsts		  = PWRSTS_OFF_ON,

	.flags		  = PWRDM_HAS_LOWPOWERSTATECHANGE,

};

};





/*

/*