Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 974a6582 authored by Tomi Valkeinen's avatar Tomi Valkeinen
Browse files

Merge "Apply LCD manager related parameters" from Archit 



The LCD interface drivers(DPI, DSI, RFBI, SDI) do some direct DISPC register
writes to configure LCD manager related fields. This series groups these fields
into a single struct, and let's the interface driver apply these parameters.

This allows us to:

- Check the LCD manager related parameters before applying them.
- Remove some omap_dss_device references as APPLY holds the applied parameters.

Signed-off-by: default avatarTomi Valkeinen <tomi.valkeinen@ti.com>
parents 465698ee 6c6f510a

drivers/video/omap2/dss/apply.c

+81 −4
Original line number Diff line number Diff line
@@ -104,6 +104,7 @@ struct mgr_priv_data { 
	bool shadow_extra_info_dirty;



	struct omap_video_timings timings;

	struct dss_lcd_mgr_config lcd_config;

};



static struct {
@@ -137,6 +138,7 @@ static struct mgr_priv_data *get_mgr_priv(struct omap_overlay_manager *mgr) 
void dss_apply_init(void)

{

	const int num_ovls = dss_feat_get_num_ovls();

	struct mgr_priv_data *mp;

	int i;



	spin_lock_init(&data_lock);
@@ -168,16 +170,35 @@ void dss_apply_init(void) 


		op->user_info = op->info;

	}



	/*

	 * Initialize some of the lcd_config fields for TV manager, this lets

	 * us prevent checking if the manager is LCD or TV at some places

	 */

	mp = &dss_data.mgr_priv_data_array[OMAP_DSS_CHANNEL_DIGIT];



	mp->lcd_config.video_port_width = 24;

	mp->lcd_config.clock_info.lck_div = 1;

	mp->lcd_config.clock_info.pck_div = 1;

}



/*

 * A LCD manager's stallmode decides whether it is in manual or auto update. TV

 * manager is always auto update, stallmode field for TV manager is false by

 * default

 */

static bool ovl_manual_update(struct omap_overlay *ovl)

{

	return ovl->manager->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;

	struct mgr_priv_data *mp = get_mgr_priv(ovl->manager);



	return mp->lcd_config.stallmode;

}



static bool mgr_manual_update(struct omap_overlay_manager *mgr)

{

	return mgr->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;

	struct mgr_priv_data *mp = get_mgr_priv(mgr);



	return mp->lcd_config.stallmode;

}



static int dss_check_settings_low(struct omap_overlay_manager *mgr,
@@ -214,7 +235,7 @@ static int dss_check_settings_low(struct omap_overlay_manager *mgr, 
		ois[ovl->id] = oi;

	}



	return dss_mgr_check(mgr, mi, &mp->timings, ois);

	return dss_mgr_check(mgr, mi, &mp->timings, &mp->lcd_config, ois);

}



/*
@@ -550,7 +571,7 @@ static void dss_ovl_write_regs(struct omap_overlay *ovl) 


	mp = get_mgr_priv(ovl->manager);



	replication = dss_use_replication(ovl->manager->device, oi->color_mode);

	replication = dss_ovl_use_replication(mp->lcd_config, oi->color_mode);



	r = dispc_ovl_setup(ovl->id, oi, replication, &mp->timings);

	if (r) {
@@ -633,6 +654,24 @@ static void dss_mgr_write_regs_extra(struct omap_overlay_manager *mgr) 


	dispc_mgr_set_timings(mgr->id, &mp->timings);



	/* lcd_config parameters */

	if (dss_mgr_is_lcd(mgr->id)) {

		dispc_mgr_set_io_pad_mode(mp->lcd_config.io_pad_mode);



		dispc_mgr_enable_stallmode(mgr->id, mp->lcd_config.stallmode);

		dispc_mgr_enable_fifohandcheck(mgr->id,

			mp->lcd_config.fifohandcheck);



		dispc_mgr_set_clock_div(mgr->id, &mp->lcd_config.clock_info);



		dispc_mgr_set_tft_data_lines(mgr->id,

			mp->lcd_config.video_port_width);



		dispc_lcd_enable_signal_polarity(mp->lcd_config.lcden_sig_polarity);



		dispc_mgr_set_lcd_type_tft(mgr->id);

	}



	mp->extra_info_dirty = false;

	if (mp->updating)

		mp->shadow_extra_info_dirty = true;
@@ -1292,6 +1331,44 @@ void dss_mgr_set_timings(struct omap_overlay_manager *mgr, 
	mutex_unlock(&apply_lock);

}



static void dss_apply_mgr_lcd_config(struct omap_overlay_manager *mgr,

		const struct dss_lcd_mgr_config *config)

{

	struct mgr_priv_data *mp = get_mgr_priv(mgr);



	mp->lcd_config = *config;

	mp->extra_info_dirty = true;

}



void dss_mgr_set_lcd_config(struct omap_overlay_manager *mgr,

		const struct dss_lcd_mgr_config *config)

{

	unsigned long flags;

	struct mgr_priv_data *mp = get_mgr_priv(mgr);



	mutex_lock(&apply_lock);



	if (mp->enabled) {

		DSSERR("cannot apply lcd config for %s: manager needs to be disabled\n",

			mgr->name);

		goto out;

	}



	spin_lock_irqsave(&data_lock, flags);



	dss_apply_mgr_lcd_config(mgr, config);



	dss_write_regs();

	dss_set_go_bits();



	spin_unlock_irqrestore(&data_lock, flags);



	wait_pending_extra_info_updates();



out:

	mutex_unlock(&apply_lock);

}



int dss_ovl_set_info(struct omap_overlay *ovl,

		struct omap_overlay_info *info)

{

drivers/video/omap2/dss/dispc.c

+7 −19
Original line number Diff line number Diff line
@@ -498,16 +498,6 @@ void dispc_runtime_put(void) 
	WARN_ON(r < 0 && r != -ENOSYS);

}



static inline bool dispc_mgr_is_lcd(enum omap_channel channel)

{

	if (channel == OMAP_DSS_CHANNEL_LCD ||

			channel == OMAP_DSS_CHANNEL_LCD2 ||

			channel == OMAP_DSS_CHANNEL_LCD3)

		return true;

	else

		return false;

}



u32 dispc_mgr_get_vsync_irq(enum omap_channel channel)

{

	return mgr_desc[channel].vsync_irq;
@@ -1010,7 +1000,7 @@ static void dispc_mgr_set_cpr_coef(enum omap_channel channel, 
{

	u32 coef_r, coef_g, coef_b;



	if (!dispc_mgr_is_lcd(channel))

	if (!dss_mgr_is_lcd(channel))

		return;



	coef_r = FLD_VAL(coefs->rr, 31, 22) | FLD_VAL(coefs->rg, 20, 11) |
@@ -1869,7 +1859,7 @@ static int check_horiz_timing_omap3(enum omap_channel channel, 


	nonactive = t->x_res + t->hfp + t->hsw + t->hbp - out_width;

	pclk = dispc_mgr_pclk_rate(channel);

	if (dispc_mgr_is_lcd(channel))

	if (dss_mgr_is_lcd(channel))

		lclk = dispc_mgr_lclk_rate(channel);

	else

		lclk = dispc_fclk_rate();
@@ -2452,7 +2442,7 @@ bool dispc_mgr_is_enabled(enum omap_channel channel) 


void dispc_mgr_enable(enum omap_channel channel, bool enable)

{

	if (dispc_mgr_is_lcd(channel))

	if (dss_mgr_is_lcd(channel))

		dispc_mgr_enable_lcd_out(channel, enable);

	else if (channel == OMAP_DSS_CHANNEL_DIGIT)

		dispc_mgr_enable_digit_out(enable);
@@ -2642,7 +2632,7 @@ bool dispc_mgr_timings_ok(enum omap_channel channel, 


	timings_ok = _dispc_mgr_size_ok(timings->x_res, timings->y_res);



	if (dispc_mgr_is_lcd(channel))

	if (dss_mgr_is_lcd(channel))

		timings_ok =  timings_ok && _dispc_lcd_timings_ok(timings->hsw,

						timings->hfp, timings->hbp,

						timings->vsw, timings->vfp,
@@ -2734,7 +2724,7 @@ void dispc_mgr_set_timings(enum omap_channel channel, 
		return;

	}



	if (dispc_mgr_is_lcd(channel)) {

	if (dss_mgr_is_lcd(channel)) {

		_dispc_mgr_set_lcd_timings(channel, t.hsw, t.hfp, t.hbp, t.vsw,

				t.vfp, t.vbp, t.vsync_level, t.hsync_level,

				t.data_pclk_edge, t.de_level, t.sync_pclk_edge);
@@ -2840,7 +2830,7 @@ unsigned long dispc_mgr_pclk_rate(enum omap_channel channel) 
{

	unsigned long r;



	if (dispc_mgr_is_lcd(channel)) {

	if (dss_mgr_is_lcd(channel)) {

		int pcd;

		u32 l;
@@ -3224,15 +3214,13 @@ int dispc_calc_clock_rates(unsigned long dispc_fclk_rate, 
	return 0;

}



int dispc_mgr_set_clock_div(enum omap_channel channel,

void dispc_mgr_set_clock_div(enum omap_channel channel,

		struct dispc_clock_info *cinfo)

{

	DSSDBG("lck = %lu (%u)\n", cinfo->lck, cinfo->lck_div);

	DSSDBG("pck = %lu (%u)\n", cinfo->pck, cinfo->pck_div);



	dispc_mgr_set_lcd_divisor(channel, cinfo->lck_div, cinfo->pck_div);



	return 0;

}



int dispc_mgr_get_clock_div(enum omap_channel channel,

drivers/video/omap2/dss/display.c

+0 −34
Original line number Diff line number Diff line
@@ -316,40 +316,6 @@ void omapdss_default_get_timings(struct omap_dss_device *dssdev, 
}

EXPORT_SYMBOL(omapdss_default_get_timings);



/* Checks if replication logic should be used. Only use for active matrix,

 * when overlay is in RGB12U or RGB16 mode, and LCD interface is

 * 18bpp or 24bpp */

bool dss_use_replication(struct omap_dss_device *dssdev,

		enum omap_color_mode mode)

{

	int bpp;



	if (mode != OMAP_DSS_COLOR_RGB12U && mode != OMAP_DSS_COLOR_RGB16)

		return false;



	switch (dssdev->type) {

	case OMAP_DISPLAY_TYPE_DPI:

		bpp = dssdev->phy.dpi.data_lines;

		break;

	case OMAP_DISPLAY_TYPE_HDMI:

	case OMAP_DISPLAY_TYPE_VENC:

	case OMAP_DISPLAY_TYPE_SDI:

		bpp = 24;

		break;

	case OMAP_DISPLAY_TYPE_DBI:

		bpp = dssdev->ctrl.pixel_size;

		break;

	case OMAP_DISPLAY_TYPE_DSI:

		bpp = dsi_get_pixel_size(dssdev->panel.dsi_pix_fmt);

		break;

	default:

		BUG();

		return false;

	}



	return bpp > 16;

}



void dss_init_device(struct platform_device *pdev,

		struct omap_dss_device *dssdev)

{

drivers/video/omap2/dss/dpi.c

+15 −16
Original line number Diff line number Diff line
@@ -38,6 +38,8 @@ 
static struct {

	struct regulator *vdds_dsi_reg;

	struct platform_device *dsidev;



	struct dss_lcd_mgr_config mgr_config;

} dpi;



static struct platform_device *dpi_get_dsidev(enum omap_dss_clk_source clk)
@@ -83,11 +85,7 @@ static int dpi_set_dsi_clk(struct omap_dss_device *dssdev, 


	dss_select_dispc_clk_source(dssdev->clocks.dispc.dispc_fclk_src);



	r = dispc_mgr_set_clock_div(dssdev->manager->id, &dispc_cinfo);

	if (r) {

		dss_select_dispc_clk_source(OMAP_DSS_CLK_SRC_FCK);

		return r;

	}

	dpi.mgr_config.clock_info = dispc_cinfo;



	*fck = dsi_cinfo.dsi_pll_hsdiv_dispc_clk;

	*lck_div = dispc_cinfo.lck_div;
@@ -112,9 +110,7 @@ static int dpi_set_dispc_clk(struct omap_dss_device *dssdev, 
	if (r)

		return r;



	r = dispc_mgr_set_clock_div(dssdev->manager->id, &dispc_cinfo);

	if (r)

		return r;

	dpi.mgr_config.clock_info = dispc_cinfo;



	*fck = dss_cinfo.fck;

	*lck_div = dispc_cinfo.lck_div;
@@ -155,15 +151,18 @@ static int dpi_set_mode(struct omap_dss_device *dssdev) 
	return 0;

}



static void dpi_basic_init(struct omap_dss_device *dssdev)

static void dpi_config_lcd_manager(struct omap_dss_device *dssdev)

{

	dispc_mgr_set_io_pad_mode(DSS_IO_PAD_MODE_BYPASS);

	dispc_mgr_enable_stallmode(dssdev->manager->id, false);

	dpi.mgr_config.io_pad_mode = DSS_IO_PAD_MODE_BYPASS;



	dpi.mgr_config.stallmode = false;

	dpi.mgr_config.fifohandcheck = false;



	dpi.mgr_config.video_port_width = dssdev->phy.dpi.data_lines;



	dispc_mgr_set_lcd_type_tft(dssdev->manager->id);

	dpi.mgr_config.lcden_sig_polarity = 0;



	dispc_mgr_set_tft_data_lines(dssdev->manager->id,

			dssdev->phy.dpi.data_lines);

	dss_mgr_set_lcd_config(dssdev->manager, &dpi.mgr_config);

}



int omapdss_dpi_display_enable(struct omap_dss_device *dssdev)
@@ -196,8 +195,6 @@ int omapdss_dpi_display_enable(struct omap_dss_device *dssdev) 
	if (r)

		goto err_get_dispc;



	dpi_basic_init(dssdev);



	if (dpi_use_dsi_pll(dssdev)) {

		r = dsi_runtime_get(dpi.dsidev);

		if (r)
@@ -212,6 +209,8 @@ int omapdss_dpi_display_enable(struct omap_dss_device *dssdev) 
	if (r)

		goto err_set_mode;



	dpi_config_lcd_manager(dssdev);



	mdelay(2);



	r = dss_mgr_enable(dssdev->manager);

drivers/video/omap2/dss/dsi.c

+50 −41
Original line number Diff line number Diff line
@@ -331,6 +331,8 @@ struct dsi_data { 
	unsigned num_lanes_used;



	unsigned scp_clk_refcount;



	struct dss_lcd_mgr_config mgr_config;

};



struct dsi_packet_sent_handler_data {
@@ -4337,14 +4339,40 @@ EXPORT_SYMBOL(omap_dsi_update); 


/* Display funcs */



static int dsi_display_init_dispc(struct omap_dss_device *dssdev)

static int dsi_configure_dispc_clocks(struct omap_dss_device *dssdev)

{

	struct platform_device *dsidev = dsi_get_dsidev_from_dssdev(dssdev);

	struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);

	struct dispc_clock_info dispc_cinfo;

	int r;

	unsigned long long fck;



	fck = dsi_get_pll_hsdiv_dispc_rate(dsidev);



	dispc_cinfo.lck_div = dssdev->clocks.dispc.channel.lck_div;

	dispc_cinfo.pck_div = dssdev->clocks.dispc.channel.pck_div;



	r = dispc_calc_clock_rates(fck, &dispc_cinfo);

	if (r) {

		DSSERR("Failed to calc dispc clocks\n");

		return r;

	}



	dsi->mgr_config.clock_info = dispc_cinfo;



	return 0;

}



static int dsi_display_init_dispc(struct omap_dss_device *dssdev)

{

	struct platform_device *dsidev = dsi_get_dsidev_from_dssdev(dssdev);

	struct dsi_data *dsi = dsi_get_dsidrv_data(dsidev);

	struct omap_video_timings timings;

	int r;

	u32 irq = 0;



	if (dssdev->panel.dsi_mode == OMAP_DSS_DSI_CMD_MODE) {

		u16 dw, dh;

		u32 irq;



		dssdev->driver->get_resolution(dssdev, &dw, &dh);
@@ -4363,16 +4391,16 @@ static int dsi_display_init_dispc(struct omap_dss_device *dssdev) 
			(void *) dssdev, irq);

		if (r) {

			DSSERR("can't get FRAMEDONE irq\n");

			return r;

			goto err;

		}



		dispc_mgr_enable_stallmode(dssdev->manager->id, true);

		dispc_mgr_enable_fifohandcheck(dssdev->manager->id, 1);

		dsi->mgr_config.stallmode = true;

		dsi->mgr_config.fifohandcheck = true;

	} else {

		timings = dssdev->panel.timings;



		dispc_mgr_enable_stallmode(dssdev->manager->id, false);

		dispc_mgr_enable_fifohandcheck(dssdev->manager->id, 0);

		dsi->mgr_config.stallmode = false;

		dsi->mgr_config.fifohandcheck = false;

	}



	/*
@@ -4388,12 +4416,24 @@ static int dsi_display_init_dispc(struct omap_dss_device *dssdev) 


	dss_mgr_set_timings(dssdev->manager, &timings);



	dispc_mgr_set_lcd_type_tft(dssdev->manager->id);

	r = dsi_configure_dispc_clocks(dssdev);

	if (r)

		goto err1;



	dsi->mgr_config.io_pad_mode = DSS_IO_PAD_MODE_BYPASS;

	dsi->mgr_config.video_port_width =

			dsi_get_pixel_size(dssdev->panel.dsi_pix_fmt);

	dsi->mgr_config.lcden_sig_polarity = 0;



	dispc_mgr_set_tft_data_lines(dssdev->manager->id,

		dsi_get_pixel_size(dssdev->panel.dsi_pix_fmt));

	dss_mgr_set_lcd_config(dssdev->manager, &dsi->mgr_config);



	return 0;

err1:

	if (dssdev->panel.dsi_mode == OMAP_DSS_DSI_CMD_MODE)

		omap_dispc_unregister_isr(dsi_framedone_irq_callback,

			(void *) dssdev, irq);

err:

	return r;

}



static void dsi_display_uninit_dispc(struct omap_dss_device *dssdev)
@@ -4433,33 +4473,6 @@ static int dsi_configure_dsi_clocks(struct omap_dss_device *dssdev) 
	return 0;

}



static int dsi_configure_dispc_clocks(struct omap_dss_device *dssdev)

{

	struct platform_device *dsidev = dsi_get_dsidev_from_dssdev(dssdev);

	struct dispc_clock_info dispc_cinfo;

	int r;

	unsigned long long fck;



	fck = dsi_get_pll_hsdiv_dispc_rate(dsidev);



	dispc_cinfo.lck_div = dssdev->clocks.dispc.channel.lck_div;

	dispc_cinfo.pck_div = dssdev->clocks.dispc.channel.pck_div;



	r = dispc_calc_clock_rates(fck, &dispc_cinfo);

	if (r) {

		DSSERR("Failed to calc dispc clocks\n");

		return r;

	}



	r = dispc_mgr_set_clock_div(dssdev->manager->id, &dispc_cinfo);

	if (r) {

		DSSERR("Failed to set dispc clocks\n");

		return r;

	}



	return 0;

}



static int dsi_display_init_dsi(struct omap_dss_device *dssdev)

{

	struct platform_device *dsidev = dsi_get_dsidev_from_dssdev(dssdev);
@@ -4481,10 +4494,6 @@ static int dsi_display_init_dsi(struct omap_dss_device *dssdev) 


	DSSDBG("PLL OK\n");



	r = dsi_configure_dispc_clocks(dssdev);

	if (r)

		goto err2;



	r = dsi_cio_init(dssdev);

	if (r)

		goto err2;