Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9706b472 authored by Chris Brandt's avatar Chris Brandt Committed by Ulf Hansson
Browse files

mmc: renesas_sdhi_internal_dmac: Add R7S9210 support 



The SDHI/MMC controller in the RZ/A2 is almost the same as R-Car gen3, but
with some minor differences.

Signed-off-by: default avatarChris Brandt <chris.brandt@renesas.com>
Signed-off-by: default avatarUlf Hansson <ulf.hansson@linaro.org>
parent c42160d8

drivers/mmc/host/Kconfig

+4 −3
Original line number Diff line number Diff line
@@ -646,13 +646,14 @@ config MMC_SDHI_SYS_DMAC 


config MMC_SDHI_INTERNAL_DMAC

	tristate "DMA for SDHI SD/SDIO controllers using on-chip bus mastering"

	depends on ARM64 || ARCH_R8A77470 || COMPILE_TEST

	depends on ARM64 || ARCH_R7S9210 || ARCH_R8A77470 || COMPILE_TEST

	depends on MMC_SDHI

	default MMC_SDHI if (ARM64 || ARCH_R8A77470)

	default MMC_SDHI if (ARM64 || ARCH_R7S9210 || ARCH_R8A77470)

	help

	  This provides DMA support for SDHI SD/SDIO controllers

	  using on-chip bus mastering. This supports the controllers

	  found in arm64 based SoCs.

	  found in arm64 based SoCs. This controller is also found in

	  some RZ family SoCs.



config MMC_UNIPHIER

	tristate "UniPhier SD/eMMC Host Controller support"

drivers/mmc/host/renesas_sdhi_internal_dmac.c

+26 −2
Original line number Diff line number Diff line
@@ -34,7 +34,7 @@ 
#define DTRAN_MODE_CH_NUM_CH0	0	/* "downstream" = for write commands */

#define DTRAN_MODE_CH_NUM_CH1	BIT(16)	/* "upstream" = for read commands */

#define DTRAN_MODE_BUS_WIDTH	(BIT(5) | BIT(4))

#define DTRAN_MODE_ADDR_MODE	BIT(0)	/* 1 = Increment address */

#define DTRAN_MODE_ADDR_MODE	BIT(0)	/* 1 = Increment address, 0 = Fixed */



/* DM_CM_DTRAN_CTRL */

#define DTRAN_CTRL_DM_START	BIT(0)
@@ -73,6 +73,9 @@ static unsigned long global_flags; 
#define SDHI_INTERNAL_DMAC_ONE_RX_ONLY	0

#define SDHI_INTERNAL_DMAC_RX_IN_USE	1



/* RZ/A2 does not have the ADRR_MODE bit */

#define SDHI_INTERNAL_DMAC_ADDR_MODE_FIXED_ONLY 2



/* Definitions for sampling clocks */

static struct renesas_sdhi_scc rcar_gen3_scc_taps[] = {

	{
@@ -81,6 +84,21 @@ static struct renesas_sdhi_scc rcar_gen3_scc_taps[] = { 
	},

};



static const struct renesas_sdhi_of_data of_rza2_compatible = {

	.tmio_flags	= TMIO_MMC_HAS_IDLE_WAIT | TMIO_MMC_CLK_ACTUAL |

			  TMIO_MMC_HAVE_CBSY,

	.tmio_ocr_mask	= MMC_VDD_32_33,

	.capabilities	= MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ |

			  MMC_CAP_CMD23,

	.bus_shift	= 2,

	.scc_offset	= 0 - 0x1000,

	.taps		= rcar_gen3_scc_taps,

	.taps_num	= ARRAY_SIZE(rcar_gen3_scc_taps),

	/* DMAC can handle 0xffffffff blk count but only 1 segment */

	.max_blk_count	= 0xffffffff,

	.max_segs	= 1,

};



static const struct renesas_sdhi_of_data of_rcar_r8a7795_compatible = {

	.tmio_flags	= TMIO_MMC_HAS_IDLE_WAIT | TMIO_MMC_CLK_ACTUAL |

			  TMIO_MMC_HAVE_CBSY | TMIO_MMC_MIN_RCAR2 |
@@ -113,6 +131,7 @@ static const struct renesas_sdhi_of_data of_rcar_gen3_compatible = { 
};



static const struct of_device_id renesas_sdhi_internal_dmac_of_match[] = {

	{ .compatible = "renesas,sdhi-r7s9210", .data = &of_rza2_compatible, },

	{ .compatible = "renesas,sdhi-mmc-r8a77470", .data = &of_rcar_gen3_compatible, },

	{ .compatible = "renesas,sdhi-r8a7795", .data = &of_rcar_r8a7795_compatible, },

	{ .compatible = "renesas,sdhi-r8a7796", .data = &of_rcar_r8a7795_compatible, },
@@ -172,7 +191,10 @@ renesas_sdhi_internal_dmac_start_dma(struct tmio_mmc_host *host, 
				     struct mmc_data *data)

{

	struct scatterlist *sg = host->sg_ptr;

	u32 dtran_mode = DTRAN_MODE_BUS_WIDTH | DTRAN_MODE_ADDR_MODE;

	u32 dtran_mode = DTRAN_MODE_BUS_WIDTH;



	if (!test_bit(SDHI_INTERNAL_DMAC_ADDR_MODE_FIXED_ONLY, &global_flags))

		dtran_mode |= DTRAN_MODE_ADDR_MODE;



	if (!dma_map_sg(&host->pdev->dev, sg, host->sg_len,

			mmc_get_dma_dir(data)))
@@ -292,6 +314,8 @@ static const struct tmio_mmc_dma_ops renesas_sdhi_internal_dmac_dma_ops = { 
 */

static const struct soc_device_attribute soc_whitelist[] = {

	/* specific ones */

	{ .soc_id = "r7s9210",

	  .data = (void *)BIT(SDHI_INTERNAL_DMAC_ADDR_MODE_FIXED_ONLY) },

	{ .soc_id = "r8a7795", .revision = "ES1.*",

	  .data = (void *)BIT(SDHI_INTERNAL_DMAC_ONE_RX_ONLY) },

	{ .soc_id = "r8a7796", .revision = "ES1.0",