Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 94239d18 authored by Matus Gajdos's avatar Matus Gajdos Committed by Greg Kroah-Hartman
Browse files

ASoC: fsl_sai: Disable bit clock with transmitter 



[ Upstream commit 269f399dc19f0e5c51711c3ba3bd06e0ef6ef403 ]

Otherwise bit clock remains running writing invalid data to the DAC.

Signed-off-by: default avatarMatus Gajdos <matuszpd@gmail.com>
Acked-by: default avatarShengjiu Wang <shengjiu.wang@gmail.com>
Cc: stable@vger.kernel.org
Link: https://lore.kernel.org/r/20230712124934.32232-1-matuszpd@gmail.com


Signed-off-by: default avatarMark Brown <broonie@kernel.org>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent ef9cae4a

sound/soc/fsl/fsl_sai.c

+1 −1
Original line number Diff line number Diff line
@@ -548,7 +548,7 @@ static void fsl_sai_config_disable(struct fsl_sai *sai, int dir) 
	u32 xcsr, count = 100;



	regmap_update_bits(sai->regmap, FSL_SAI_xCSR(tx, ofs),

			   FSL_SAI_CSR_TERE, 0);

			   FSL_SAI_CSR_TERE | FSL_SAI_CSR_BCE, 0);



	/* TERE will remain set till the end of current frame */

	do {

sound/soc/fsl/fsl_sai.h

+1 −0
Original line number Diff line number Diff line
@@ -87,6 +87,7 @@ 
/* SAI Transmit/Receive Control Register */

#define FSL_SAI_CSR_TERE	BIT(31)

#define FSL_SAI_CSR_SE		BIT(30)

#define FSL_SAI_CSR_BCE		BIT(28)

#define FSL_SAI_CSR_FR		BIT(25)

#define FSL_SAI_CSR_SR		BIT(24)

#define FSL_SAI_CSR_xF_SHIFT	16