Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9356e4dc authored by Kan Liang's avatar Kan Liang Committed by Greg Kroah-Hartman
Browse files

perf/x86/intel: Update event constraints for ICX 



[ Upstream commit ecc2123e09f9e71ddc6c53d71e283b8ada685fe2 ]

According to the latest event list, the event encoding 0xEF is only
available on the first 4 counters. Add it into the event constraints
table.

Fixes: 60176089 ("perf/x86/intel: Add Icelake support")
Signed-off-by: default avatarKan Liang <kan.liang@linux.intel.com>
Signed-off-by: default avatarPeter Zijlstra (Intel) <peterz@infradead.org>
Link: https://lkml.kernel.org/r/1632842343-25862-1-git-send-email-kan.liang@linux.intel.com


Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 0fcfaa8e

arch/x86/events/intel/core.c

+1 −0
Original line number Diff line number Diff line
@@ -259,6 +259,7 @@ static struct event_constraint intel_icl_event_constraints[] = { 
	INTEL_EVENT_CONSTRAINT_RANGE(0xa8, 0xb0, 0xf),

	INTEL_EVENT_CONSTRAINT_RANGE(0xb7, 0xbd, 0xf),

	INTEL_EVENT_CONSTRAINT_RANGE(0xd0, 0xe6, 0xf),

	INTEL_EVENT_CONSTRAINT(0xef, 0xf),

	INTEL_EVENT_CONSTRAINT_RANGE(0xf0, 0xf4, 0xf),

	EVENT_CONSTRAINT_END

};