Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8f72d446 authored by Deepak Kumar's avatar Deepak Kumar
Browse files

msm: kgsl: Dump PWR_COL_PREEMPT_KEEPALIVE on wait for lowest idle timeout 



On A660 GPU, PWR_COL_PREEMPT_KEEPALIVE register is used to disallow
ifpc during preemption trigger. Dump this register also in case of
wait for lowest idle timeout to capture this ifpc abort reason.

Change-Id: Ide6bef3169987f17ec6a761e9735caef1c5deaa7
Signed-off-by: default avatarDeepak Kumar <dkumar@codeaurora.org>
parent 33569a19

drivers/gpu/msm/adreno_a6xx_gmu.c

+7 −0
Original line number Diff line number Diff line
@@ -1164,6 +1164,13 @@ int a6xx_gmu_wait_for_lowest_idle(struct adreno_device *adreno_dev) 
		reg3, reg4);

	dev_err(&gmu->pdev->dev, "A6XX_GMU_AO_SPARE_CNTL=%x\n", reg5);



	if (adreno_is_a660(adreno_dev)) {

		u32 val;



		gmu_core_regread(device, A6XX_GMU_PWR_COL_PREEMPT_KEEPALIVE, &val);

		dev_err(&gmu->pdev->dev, "PWR_COL_PREEMPT_KEEPALIVE=%x\n", val);

	}



	/* Access GX registers only when GX is ON */

	if (is_on(reg1)) {

		kgsl_regread(device, A6XX_CP_STATUS_1, &reg6);