Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8cb7ec14 authored by Fabrizio Castro's avatar Fabrizio Castro Committed by Geert Uytterhoeven
Browse files

dt-bindings: can: rcar_can: Complete documentation for RZ/G2[EM]



Add missing RZ/G2[EM] CANFD clock specific documentation.

Fixes: 868b7c0f ("dt-bindings: can: rcar_can: Add r8a774a1 support")
Fixes: d703a52e ("dt-bindings: can: rcar_can: Add r8a774c0 support")
Signed-off-by: default avatarFabrizio Castro <fabrizio.castro@bp.renesas.com>
Reviewed-by: default avatarChris Paterson <Chris.Paterson2@renesas.com>
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent a7aa356e
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -33,7 +33,7 @@ Required properties:
- pinctrl-0: pin control group to be used for this controller.
- pinctrl-names: must be "default".

Required properties for R8A7795, R8A7796 and R8A77965:
Required properties for R8A774A1, R8A774C0, R8A7795, R8A7796 and R8A77965:
For the denoted SoCs, "clkp2" can be CANFD clock. This is a div6 clock and can
be used by both CAN and CAN FD controller at the same time. It needs to be
scaled to maximum frequency if any of these controllers use it. This is done