Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8bd646e9 authored by James Hogan's avatar James Hogan Committed by Ralf Baechle
Browse files

MIPS: c-r4k: Avoid dcache flush for sigtramps 



Avoid the dcache and scache flush in local_r4k_flush_cache_sigtramp() if
the icache fills straight from the dcache.

Signed-off-by: default avatarJames Hogan <james.hogan@imgtec.com>
Cc: Paul Burton <paul.burton@imgtec.com>
Cc: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/13802/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent e523f289

arch/mips/mm/c-r4k.c

+10 −6
Original line number Diff line number Diff line
@@ -841,12 +841,16 @@ static void local_r4k_flush_cache_sigtramp(void *args) 
	}



	R4600_HIT_CACHEOP_WAR_IMPL;

	if (!cpu_has_ic_fills_f_dc) {

		if (dc_lsize)

			vaddr ? flush_dcache_line(addr & ~(dc_lsize - 1))

		      : protected_writeback_dcache_line(addr & ~(dc_lsize - 1));

			      : protected_writeback_dcache_line(

							addr & ~(dc_lsize - 1));

		if (!cpu_icache_snoops_remote_store && scache_size)

			vaddr ? flush_scache_line(addr & ~(sc_lsize - 1))

		      : protected_writeback_scache_line(addr & ~(sc_lsize - 1));

			      : protected_writeback_scache_line(

							addr & ~(sc_lsize - 1));

	}

	if (ic_lsize)

		vaddr ? flush_icache_line(addr & ~(ic_lsize - 1))

		      : protected_flush_icache_line(addr & ~(ic_lsize - 1));