Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8b931821 authored by Petr Machata's avatar Petr Machata Committed by David S. Miller
Browse files

mlxsw: reg: QEEC: Add minimum shaper fields 



Add QEEC.mise (minimum shaper enable) and QEEC.min_shaper_rate to enable
configuration of minimum shaper.

Increase the QEEC length to 0x20 as well: that's the length that the
register has had for a long time now, but with the configurations that
mlxsw typically exercises, the firmware tolerated 0x1C-sized packets.
With mise=true however, FW rejects packets unless they have the full
required length.

Fixes: b9b7cee4 ("mlxsw: reg: Add QoS ETS Element Configuration register")
Signed-off-by: default avatarPetr Machata <petrm@mellanox.com>
Signed-off-by: default avatarIdo Schimmel <idosch@mellanox.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent c4d63c71

drivers/net/ethernet/mellanox/mlxsw/reg.h

+21 −1
Original line number Diff line number Diff line
@@ -3284,7 +3284,7 @@ static inline void mlxsw_reg_qtct_pack(char *payload, u8 local_port, 
 * Configures the ETS elements.

 */

#define MLXSW_REG_QEEC_ID 0x400D

#define MLXSW_REG_QEEC_LEN 0x1C

#define MLXSW_REG_QEEC_LEN 0x20



MLXSW_REG_DEFINE(qeec, MLXSW_REG_QEEC_ID, MLXSW_REG_QEEC_LEN);
@@ -3326,6 +3326,15 @@ MLXSW_ITEM32(reg, qeec, element_index, 0x04, 0, 8); 
 */

MLXSW_ITEM32(reg, qeec, next_element_index, 0x08, 0, 8);



/* reg_qeec_mise

 * Min shaper configuration enable. Enables configuration of the min

 * shaper on this ETS element

 * 0 - Disable

 * 1 - Enable

 * Access: RW

 */

MLXSW_ITEM32(reg, qeec, mise, 0x0C, 31, 1);



enum {

	MLXSW_REG_QEEC_BYTES_MODE,

	MLXSW_REG_QEEC_PACKETS_MODE,
@@ -3342,6 +3351,17 @@ enum { 
 */

MLXSW_ITEM32(reg, qeec, pb, 0x0C, 28, 1);



/* The smallest permitted min shaper rate. */

#define MLXSW_REG_QEEC_MIS_MIN	200000		/* Kbps */



/* reg_qeec_min_shaper_rate

 * Min shaper information rate.

 * For CPU port, can only be configured for port hierarchy.

 * When in bytes mode, value is specified in units of 1000bps.

 * Access: RW

 */

MLXSW_ITEM32(reg, qeec, min_shaper_rate, 0x0C, 0, 28);



/* reg_qeec_mase

 * Max shaper configuration enable. Enables configuration of the max

 * shaper on this ETS element.