ARM: dts: msm: add sleep state for PCIe0 CLKREQ for lahaina
When PCIe0 core enters D3cold, switch CLKREQ# to function 0 to prevent leakage on lahaina. Change-Id: I72d00cdf0331f1380821bfe14652eb09c1930d28
Loading
Please register or sign in to comment