Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7ebd7201 authored by Vatsal Bucha's avatar Vatsal Bucha
Browse files

ASoC: wcd937x: Update register value for new fab id for tanggu 



Improve HPH ULP mode SNDR stability for new tanggu fab id.

Change-Id: I13594dbd311bbeab115753e0bec1a748158f8100
Signed-off-by: default avatarVatsal Bucha <vbucha@codeaurora.org>
parent 09029330

asoc/codecs/wcd937x/wcd937x.c

+4 −6
Original line number Diff line number Diff line
@@ -178,12 +178,6 @@ static int wcd937x_init_reg(struct snd_soc_component *component) 
				0xFF, 0xFA);

	snd_soc_component_update_bits(component, WCD937X_MICB3_TEST_CTL_1,

				0xFF, 0xFA);

	snd_soc_component_update_bits(component, WCD937X_MICB1_TEST_CTL_2,

				      0x38, 0x00);

	snd_soc_component_update_bits(component, WCD937X_MICB2_TEST_CTL_2,

				      0x38, 0x00);

	snd_soc_component_update_bits(component, WCD937X_MICB3_TEST_CTL_2,

				      0x38, 0x00);

	/* Set Bandgap Fine Adjustment to +5mV for Tanggu SMIC part */

	if (snd_soc_component_read32(component, WCD937X_DIGITAL_EFUSE_REG_16)

	    == 0x01) {
@@ -195,6 +189,10 @@ static int wcd937x_init_reg(struct snd_soc_component *component) 
				WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L, 0x1F, 0x04);

		snd_soc_component_update_bits(component,

				WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R, 0x1F, 0x04);

		snd_soc_component_update_bits(component,

				WCD937X_BIAS_VBG_FINE_ADJ, 0xF0, 0xB0);

		snd_soc_component_update_bits(component,

				WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x90);

	}

	return 0;

}