Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7c8bcaf4 authored Jul 30, 2019 by Evan Quan Committed by Alex Deucher Jul 30, 2019

drm/amd/powerplay: add SW SMU interface for dumping pptable out (v2)



This is especially useful in early bring up phase.

v2: disabled by default (Alex)

Signed-off-by: Evan Quan <evan.quan@amd.com>
Reviewed-by: Le Ma <Le.Ma@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

parent 4c35e778

drivers/gpu/drm/amd/powerplay/amdgpu_smu.c

+2 −0

Original line number	Diff line number	Diff line
		@@ -1064,6 +1064,8 @@ static int smu_smc_table_hw_init(struct smu_context *smu,
		return ret;
		}

		/* smu_dump_pptable(smu); */

		/*
		* Copy pptable bo in the vram to smc with SMU MSGs such as
		* SetDriverDramAddr and TransferTableDram2Smu.

drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h

+3 −1

Original line number	Diff line number	Diff line
		@@ -449,6 +449,7 @@ struct pptable_funcs {
		int (set_default_od_settings)(struct smu_context smu, bool initialize);
		int (set_performance_level)(struct smu_context smu, enum amd_dpm_forced_level level);
		int (display_disable_memory_clock_switch)(struct smu_context smu, bool disable_memory_clock_switch);
		void (dump_pptable)(struct smu_context smu);
		};

		struct smu_funcs
		@@ -742,7 +743,8 @@ struct smu_funcs
		((smu)->funcs->baco_reset? (smu)->funcs->baco_reset((smu)) : 0)
		#define smu_asic_set_performance_level(smu, level) \
		((smu)->ppt_funcs->set_performance_level? (smu)->ppt_funcs->set_performance_level((smu), (level)) : -EINVAL);

		#define smu_dump_pptable(smu) \
		((smu)->ppt_funcs->dump_pptable ? (smu)->ppt_funcs->dump_pptable((smu)) : 0)

		extern int smu_get_atom_data_table(struct smu_context *smu, uint32_t table,
		uint16_t size, uint8_t frev, uint8_t *crev,