Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7b0390ea authored by Yakir Yang's avatar Yakir Yang Committed by Heiko Stuebner
Browse files

arm64: dts: rockchip: introduce pclk_vio_grf in rk3399-eDP device node 



The pclk_vio_grf supply power for VIO GRF IOs, if it is disabled,
driver would failed to operate the VIO GRF registers.

The clock is optional but one of the side effects of don't have this clk
is that the Samsung Chromebook Plus fails to recover display after a
suspend/resume with following errors:

    rockchip-dp ff970000.edp: Input stream clock not detected.
    rockchip-dp ff970000.edp: Timeout of video streamclk ok
    rockchip-dp ff970000.edp: unable to config video

Signed-off-by: default avatarYakir Yang <ykk@rock-chips.com>
Signed-off-by: default avatarEnric Balletbo i Serra <enric.balletbo@collabora.com>
[this should also fix display failures when building rockchip-drm as module]
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 2b7d2ed1

arch/arm64/boot/dts/rockchip/rk3399.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -1739,8 +1739,8 @@ 
		compatible = "rockchip,rk3399-edp";

		reg = <0x0 0xff970000 0x0 0x8000>;

		interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH 0>;

		clocks = <&cru PCLK_EDP>, <&cru PCLK_EDP_CTRL>;

		clock-names = "dp", "pclk";

		clocks = <&cru PCLK_EDP>, <&cru PCLK_EDP_CTRL>, <&cru PCLK_VIO_GRF>;

		clock-names = "dp", "pclk", "grf";

		pinctrl-names = "default";

		pinctrl-0 = <&edp_hpd>;

		power-domains = <&power RK3399_PD_EDP>;