Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 745aa6cd authored by Mika Kuoppala's avatar Mika Kuoppala
Browse files

drm/i915: Fix icl workarounds whitespaces 



Align icl workarounds whitespace with the rest of the file

Cc: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: default avatarMika Kuoppala <mika.kuoppala@linux.intel.com>
Reviewed-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20181109145333.10570-2-mika.kuoppala@linux.intel.com
parent 85f04aa5

drivers/gpu/drm/i915/intel_workarounds.c

+16 −11
Original line number Diff line number Diff line
@@ -823,17 +823,20 @@ static void icl_gt_workarounds_apply(struct drm_i915_private *dev_priv) 
		   _MASKED_BIT_ENABLE(_3D_CHICKEN3_AA_LINE_QUALITY_FIX_ENABLE));



	/* WaInPlaceDecompressionHang:icl */

	I915_WRITE(GEN9_GAMT_ECO_REG_RW_IA, I915_READ(GEN9_GAMT_ECO_REG_RW_IA) |

	I915_WRITE(GEN9_GAMT_ECO_REG_RW_IA,

		   I915_READ(GEN9_GAMT_ECO_REG_RW_IA) |

		   GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS);



	/* WaPipelineFlushCoherentLines:icl */

	I915_WRITE(GEN8_L3SQCREG4, I915_READ(GEN8_L3SQCREG4) |

	I915_WRITE(GEN8_L3SQCREG4,

		   I915_READ(GEN8_L3SQCREG4) |

		   GEN8_LQSC_FLUSH_COHERENT_LINES);



	/* Wa_1405543622:icl

	 * Formerly known as WaGAPZPriorityScheme

	 */

	I915_WRITE(GEN8_GARBCNTL, I915_READ(GEN8_GARBCNTL) |

	I915_WRITE(GEN8_GARBCNTL,

		   I915_READ(GEN8_GARBCNTL) |

		   GEN11_ARBITRATION_PRIO_ORDER_MASK);



	/* Wa_1604223664:icl
@@ -854,13 +857,15 @@ static void icl_gt_workarounds_apply(struct drm_i915_private *dev_priv) 
	/* Wa_1405733216:icl

	 * Formerly known as WaDisableCleanEvicts

	 */

	I915_WRITE(GEN8_L3SQCREG4, I915_READ(GEN8_L3SQCREG4) |

	I915_WRITE(GEN8_L3SQCREG4,

		   I915_READ(GEN8_L3SQCREG4) |

		   GEN11_LQSC_CLEAN_EVICT_DISABLE);



	/* Wa_1405766107:icl

	 * Formerly known as WaCL2SFHalfMaxAlloc

	 */

	I915_WRITE(GEN11_LSN_UNSLCVC, I915_READ(GEN11_LSN_UNSLCVC) |

	I915_WRITE(GEN11_LSN_UNSLCVC,

		   I915_READ(GEN11_LSN_UNSLCVC) |

		   GEN11_LSN_UNSLCVC_GAFS_HALF_SF_MAXALLOC |

		   GEN11_LSN_UNSLCVC_GAFS_HALF_CL2_MAXALLOC);