Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7454fd15 authored by Santosh Mardi's avatar Santosh Mardi Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: update dcvs nodes default governor for holi target

Update dcvs nodes default governors from performance to respective
governor for holi target.

Change-Id: Idc64964f4f636cfb274758a2f23a9f6f9d8b4bf8
parent 7c3a4347
Loading
Loading
Loading
Loading
+13 −13
Original line number Diff line number Diff line
@@ -1083,7 +1083,7 @@

	cpu_cpu_ddr_bw: qcom,cpu-cpu-ddr-bw {
		compatible = "qcom,devfreq-icc";
		governor = "performance";
		governor = "bw_hwmon";
		interconnects = <&bimc MASTER_AMPSS_M0 &bimc SLAVE_EBI>;
		qcom,active-only;
		operating-points-v2 = <&ddr_bw_opp_table>;
@@ -1104,7 +1104,7 @@
		compatible = "qcom,devfreq-icc-l3";
		reg = <0xFD90100 0xa0>;
		reg-names = "ftbl-base";
		governor = "performance";
		governor = "mem_latency";
		interconnects =
			<&epss_l3_cpu MASTER_EPSS_L3_APPS
			 &epss_l3_cpu SLAVE_EPSS_L3_CPU0>;
@@ -1114,7 +1114,7 @@
		compatible = "qcom,devfreq-icc-l3";
		reg = <0xFD90100 0xa0>;
		reg-names = "ftbl-base";
		governor = "performance";
		governor = "mem_latency";
		interconnects =
			<&epss_l3_cpu MASTER_EPSS_L3_APPS
			 &epss_l3_cpu SLAVE_EPSS_L3_CPU1>;
@@ -1124,7 +1124,7 @@
		compatible = "qcom,devfreq-icc-l3";
		reg = <0xFD90100 0xa0>;
		reg-names = "ftbl-base";
		governor = "performance";
		governor = "mem_latency";
		interconnects =
			<&epss_l3_cpu MASTER_EPSS_L3_APPS
			 &epss_l3_cpu SLAVE_EPSS_L3_CPU2>;
@@ -1134,7 +1134,7 @@
		compatible = "qcom,devfreq-icc-l3";
		reg = <0xFD90100 0xa0>;
		reg-names = "ftbl-base";
		governor = "performance";
		governor = "mem_latency";
		interconnects =
			<&epss_l3_cpu MASTER_EPSS_L3_APPS
			 &epss_l3_cpu SLAVE_EPSS_L3_CPU3>;
@@ -1144,7 +1144,7 @@
		compatible = "qcom,devfreq-icc-l3";
		reg = <0xFD90100 0xa0>;
		reg-names = "ftbl-base";
		governor = "performance";
		governor = "mem_latency";
		interconnects =
			<&epss_l3_cpu MASTER_EPSS_L3_APPS
			 &epss_l3_cpu SLAVE_EPSS_L3_CPU4>;
@@ -1154,7 +1154,7 @@
		compatible = "qcom,devfreq-icc-l3";
		reg = <0xFD90100 0xa0>;
		reg-names = "ftbl-base";
		governor = "performance";
		governor = "mem_latency";
		interconnects =
			<&epss_l3_cpu MASTER_EPSS_L3_APPS
			 &epss_l3_cpu SLAVE_EPSS_L3_CPU5>;
@@ -1162,7 +1162,7 @@

	cpu0_cpu_ddr_latfloor: qcom,cpu0-cpu-ddr-latfloor {
		compatible = "qcom,devfreq-icc-ddr";
		governor = "performance";
		governor = "compute";
		interconnects = <&bimc MASTER_AMPSS_M0 &bimc SLAVE_EBI>;
		qcom,active-only;
		operating-points-v2 = <&ddr_bw_opp_table>;
@@ -1172,7 +1172,7 @@
		compatible = "qcom,devfreq-icc-l3";
		reg = <0xFD90100 0xa0>;
		reg-names = "ftbl-base";
		governor = "performance";
		governor = "mem_latency";
		interconnects =
			<&epss_l3_cpu MASTER_EPSS_L3_APPS
			 &epss_l3_cpu SLAVE_EPSS_L3_CPU6>;
@@ -1182,7 +1182,7 @@
		compatible = "qcom,devfreq-icc-l3";
		reg = <0xFD90100 0xa0>;
		reg-names = "ftbl-base";
		governor = "performance";
		governor = "mem_latency";
		interconnects =
			<&epss_l3_cpu MASTER_EPSS_L3_APPS
			 &epss_l3_cpu SLAVE_EPSS_L3_CPU7>;
@@ -1190,7 +1190,7 @@

	cpu0_cpu_ddr_lat: qcom,cpu0-cpu-ddr-lat {
		compatible = "qcom,devfreq-icc-ddr";
		governor = "performance";
		governor = "mem_latency";
		interconnects = <&bimc MASTER_AMPSS_M0 &bimc SLAVE_EBI>;
		qcom,active-only;
		operating-points-v2 = <&ddr_bw_opp_table>;
@@ -1198,7 +1198,7 @@

	cpu6_cpu_ddr_lat: qcom,cpu6-cpu-ddr-lat {
		compatible = "qcom,devfreq-icc-ddr";
		governor = "performance";
		governor = "mem_latency";
		interconnects = <&bimc MASTER_AMPSS_M0 &bimc SLAVE_EBI>;
		qcom,active-only;
		operating-points-v2 = <&ddr_bw_opp_table>;
@@ -1206,7 +1206,7 @@

	cpu6_cpu_ddr_latfloor: qcom,cpu6-cpu-ddr-latfloor {
		compatible = "qcom,devfreq-icc-ddr";
		governor = "performance";
		governor = "compute";
		interconnects = <&bimc MASTER_AMPSS_M0 &bimc SLAVE_EBI>;
		qcom,active-only;
		operating-points-v2 = <&ddr_bw_opp_table>;