Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7451160e authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: add 4 new compute DSP context banks for lahaina"

parents 547265e8 f4839102

qcom/lahaina.dtsi

+40 −0
Original line number Diff line number Diff line
@@ -2020,6 +2020,46 @@ 
			shared-cb = <4>;

			dma-coherent;

		};



		qcom,msm_fastrpc_compute_cb16 {

			compatible = "qcom,msm-fastrpc-compute-cb";

			label = "cdsprpc-smd";

			iommus = <&apps_smmu 0x118B 0x0420>,

					 <&apps_smmu 0x216B 0x0400>;

			qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;

			qcom,iommu-faults = "stall-disable";

			dma-coherent;

		};



		qcom,msm_fastrpc_compute_cb17 {

			compatible = "qcom,msm-fastrpc-compute-cb";

			label = "cdsprpc-smd";

			iommus = <&apps_smmu 0x118C 0x0420>,

					 <&apps_smmu 0x216C 0x0400>;

			qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;

			qcom,iommu-faults = "stall-disable";

			dma-coherent;

		};



		qcom,msm_fastrpc_compute_cb18 {

			compatible = "qcom,msm-fastrpc-compute-cb";

			label = "cdsprpc-smd";

			iommus = <&apps_smmu 0x118D 0x0420>,

					 <&apps_smmu 0x216D 0x0400>;

			qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;

			qcom,iommu-faults = "stall-disable";

			dma-coherent;

		};



		qcom,msm_fastrpc_compute_cb19 {

			compatible = "qcom,msm-fastrpc-compute-cb";

			label = "cdsprpc-smd";

			iommus = <&apps_smmu 0x118E 0x0420>,

					 <&apps_smmu 0x216E 0x0400>;

			qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;

			qcom,iommu-faults = "stall-disable";

			dma-coherent;

		};

	};



	llcc_pmu: llcc-pmu@9095000 {