Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 744daba0 authored by Prakash Gupta's avatar Prakash Gupta
Browse files

ARM: dts: msm: add bus and clock for holi apps smmu

Add bus and clock details for holi apps smmu.

Change-Id: If0d6ea2ae2e59611640e2472a211cdd55989a278
parent d428ea15
Loading
Loading
Loading
Loading
+28 −0
Original line number Diff line number Diff line
@@ -115,6 +115,8 @@
				<GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;

		interconnects = <&bimc MASTER_AMPSS_M0
				 &system_noc SLAVE_TCU>;
		qcom,active-only;

		qcom,actlr =
@@ -129,6 +131,10 @@
				<0x0c702200 0x8>;
			reg-names = "base", "status-reg";
			qcom,stream-id-range = <0x0 0x400>;
			interconnects = <&bimc MASTER_AMPSS_M0
					&config_noc SLAVE_IMEM_CFG>,
					<&bimc MASTER_AMPSS_M0
					&system_noc SLAVE_TCU>;
			qcom,active-only;
		};

@@ -138,6 +144,10 @@
				<0x0c702208 0x8>;
			reg-names = "base", "status-reg";
			qcom,stream-id-range = <0x400 0x400>;
			interconnects = <&bimc MASTER_AMPSS_M0
					&config_noc SLAVE_IMEM_CFG>,
					<&bimc MASTER_AMPSS_M0
					&system_noc SLAVE_TCU>;
			qcom,active-only;
		};

@@ -147,6 +157,12 @@
				<0x0c702210 0x8>;
			reg-names = "base", "status-reg";
			qcom,stream-id-range = <0x800 0x400>;
			qcom,regulator-names = "vdd";
			vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc>;
			interconnects = <&mmrt_virt MASTER_MDP_PORT0
					 &bimc SLAVE_EBI>,
					<&bimc MASTER_AMPSS_M0
					&system_noc SLAVE_TCU>;
			qcom,active-only;
		};

@@ -156,6 +172,12 @@
				<0x0c702218 0x8>;
			reg-names = "base", "status-reg";
			qcom,stream-id-range = <0xc00 0x400>;
			qcom,regulator-names = "vdd";
			vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc>;
			interconnects = <&mmnrt_virt MASTER_CAMNOC_SF
					&bimc SLAVE_EBI>,
					<&bimc MASTER_AMPSS_M0
					&system_noc SLAVE_TCU>;
			qcom,active-only;
		};

@@ -165,6 +187,12 @@
				<0x0c702220 0x8>;
			reg-names = "base", "status-reg";
			qcom,stream-id-range = <0x1000 0x400>;
			qcom,regulator-names = "vdd";
			vdd-supply = <&hlos1_vote_turing_mmu_tbu0_gdsc>;
			interconnects = <&bimc MASTER_CDSP_PROC
					&bimc SLAVE_EBI>,
					<&bimc MASTER_AMPSS_M0
					&system_noc SLAVE_TCU>;
			qcom,active-only;
		};
	};