Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 72e91f37 authored by Kevin Wang's avatar Kevin Wang Committed by Alex Deucher
Browse files

drm/amd/powerplay: implement dpm enable functions of uvd & vce for smu 



add function of dpm enable uvd & vce for extern module use.

Signed-off-by: default avatarKevin Wang <kevin1.wang@amd.com>
Reviewed-by: default avatarHuang Rui <ray.huang@amd.com>
Acked-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 41a84248

drivers/gpu/drm/amd/amdgpu/amdgpu_pm.c

+14 −2
Original line number Diff line number Diff line
@@ -2347,7 +2347,13 @@ static void amdgpu_dpm_change_power_state_locked(struct amdgpu_device *adev) 


void amdgpu_dpm_enable_uvd(struct amdgpu_device *adev, bool enable)

{

	if (adev->powerplay.pp_funcs->set_powergating_by_smu) {

	int ret = 0;

	if (is_support_sw_smu(adev)) {

	    ret = smu_dpm_set_power_gate(&adev->smu, AMD_IP_BLOCK_TYPE_UVD, enable);

	    if (ret)

		DRM_ERROR("[SW SMU]: dpm enable uvd failed, state = %s, ret = %d. \n",

			  enable ? "true" : "false", ret);

	} else if (adev->powerplay.pp_funcs->set_powergating_by_smu) {

		/* enable/disable UVD */

		mutex_lock(&adev->pm.mutex);

		amdgpu_dpm_set_powergating_by_smu(adev, AMD_IP_BLOCK_TYPE_UVD, !enable);
@@ -2368,7 +2374,13 @@ void amdgpu_dpm_enable_uvd(struct amdgpu_device *adev, bool enable) 


void amdgpu_dpm_enable_vce(struct amdgpu_device *adev, bool enable)

{

	if (adev->powerplay.pp_funcs->set_powergating_by_smu) {

	int ret = 0;

	if (is_support_sw_smu(adev)) {

	    ret = smu_dpm_set_power_gate(&adev->smu, AMD_IP_BLOCK_TYPE_VCE, enable);

	    if (ret)

		DRM_ERROR("[SW SMU]: dpm enable vce failed, state = %s, ret = %d. \n",

			  enable ? "true" : "false", ret);

	} else if (adev->powerplay.pp_funcs->set_powergating_by_smu) {

		/* enable/disable VCE */

		mutex_lock(&adev->pm.mutex);

		amdgpu_dpm_set_powergating_by_smu(adev, AMD_IP_BLOCK_TYPE_VCE, !enable);

drivers/gpu/drm/amd/powerplay/amdgpu_smu.c

+19 −0
Original line number Diff line number Diff line
@@ -29,6 +29,25 @@ 
#include "smu_v11_0.h"

#include "atom.h"



int smu_dpm_set_power_gate(struct smu_context *smu, uint32_t block_type,

			   bool gate)

{

	int ret = 0;



	switch (block_type) {

	case AMD_IP_BLOCK_TYPE_UVD:

		ret = smu_dpm_set_uvd_enable(smu, gate);

		break;

	case AMD_IP_BLOCK_TYPE_VCE:

		ret = smu_dpm_set_vce_enable(smu, gate);

		break;

	default:

		break;

	}



	return ret;

}



enum amd_pm_state_type smu_get_current_power_state(struct smu_context *smu)

{

	/* not support power state */

drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h

+1 −1
Original line number Diff line number Diff line
@@ -698,5 +698,5 @@ extern int smu_display_configuration_change(struct smu_context *smu, const 
					    *display_config);

extern int smu_get_current_clocks(struct smu_context *smu,

				  struct amd_pp_clock_info *clocks);



extern int smu_dpm_set_power_gate(struct smu_context *smu,uint32_t block_type, bool gate);

#endif