Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 72e830f6 authored by Alexander Shishkin's avatar Alexander Shishkin Committed by Ingo Molnar
Browse files

perf/x86/intel/pt: Remove software double buffering PMU capability 



Now that all AUX allocations are high-order by default, the software
double buffering PMU capability doesn't make sense any more, get rid
of it. In case some PMUs choose to opt out, we can re-introduce it.

Signed-off-by: default avatarAlexander Shishkin <alexander.shishkin@linux.intel.com>
Acked-by: default avatarPeter Zijlstra <a.p.zijlstra@chello.nl>
Cc: Arnaldo Carvalho de Melo <acme@redhat.com>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Stephane Eranian <eranian@google.com>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Vince Weaver <vincent.weaver@maine.edu>
Cc: adrian.hunter@intel.com
Link: http://lkml.kernel.org/r/20190503085536.24119-3-alexander.shishkin@linux.intel.com


Signed-off-by: default avatarIngo Molnar <mingo@kernel.org>
parent 26ae4f44

arch/x86/events/intel/pt.c

+1 −2
Original line number Diff line number Diff line
@@ -1525,8 +1525,7 @@ static __init int pt_init(void) 
	}



	if (!intel_pt_validate_hw_cap(PT_CAP_topa_multiple_entries))

		pt_pmu.pmu.capabilities =

			PERF_PMU_CAP_AUX_NO_SG | PERF_PMU_CAP_AUX_SW_DOUBLEBUF;

		pt_pmu.pmu.capabilities = PERF_PMU_CAP_AUX_NO_SG;



	pt_pmu.pmu.capabilities	|= PERF_PMU_CAP_EXCLUSIVE | PERF_PMU_CAP_ITRACE;

	pt_pmu.pmu.attr_groups		 = pt_attr_groups;

include/linux/perf_event.h

+0 −1
Original line number Diff line number Diff line
@@ -240,7 +240,6 @@ struct perf_event; 
#define PERF_PMU_CAP_NO_INTERRUPT		0x01

#define PERF_PMU_CAP_NO_NMI			0x02

#define PERF_PMU_CAP_AUX_NO_SG			0x04

#define PERF_PMU_CAP_AUX_SW_DOUBLEBUF		0x08

#define PERF_PMU_CAP_EXCLUSIVE			0x10

#define PERF_PMU_CAP_ITRACE			0x20

#define PERF_PMU_CAP_HETEROGENEOUS_CPUS		0x40