Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Unverified Commit 70f69f48 authored by Baolin Wang's avatar Baolin Wang Committed by Mark Brown
Browse files

spi: sprd: Change the hwlock support to be optional 



No need to add hardware spinlock proctection due to add multiple
msater channel, so change it to be optional in documentation.

Signed-off-by: default avatarBaolin Wang <baolin.wang@linaro.org>
Link: https://lore.kernel.org/r/23d51f5d9c9cc647ad0c5a1fb950d3d9fb9c1303.1564125131.git.baolin.wang@linaro.org


Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent f9adf61e

Documentation/devicetree/bindings/spi/spi-sprd-adi.txt

+8 −3
Original line number Diff line number Diff line
@@ -25,18 +25,23 @@ data by ADI software channels at the same time, or two parallel routine of setti 
ADI registers will make ADI controller registers chaos to lead incorrect results.

Then we need one hardware spinlock to synchronize between the multiple subsystems.



The new version ADI controller supplies multiple master channels for different

subsystem accessing, that means no need to add hardware spinlock to synchronize,

thus change the hardware spinlock support to be optional to keep backward

compatibility.



Required properties:

- compatible: Should be "sprd,sc9860-adi".

- reg: Offset and length of ADI-SPI controller register space.

- hwlocks: Reference to a phandle of a hwlock provider node.

- hwlock-names: Reference to hwlock name strings defined in the same order

	as the hwlocks, should be "adi".

- #address-cells: Number of cells required to define a chip select address

	on the ADI-SPI bus. Should be set to 1.

- #size-cells: Size of cells required to define a chip select address size

	on the ADI-SPI bus. Should be set to 0.



Optional properties:

- hwlocks: Reference to a phandle of a hwlock provider node.

- hwlock-names: Reference to hwlock name strings defined in the same order

	as the hwlocks, should be "adi".

- sprd,hw-channels: This is an array of channel values up to 49 channels.

	The first value specifies the hardware channel id which is used to

	transfer data triggered by hardware automatically, and the second