Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6e4cb4e8 authored by Jack Xiao's avatar Jack Xiao Committed by Alex Deucher
Browse files

drm/amdgpu: enable vcn dpm scheme for navi



On navi1x, vcn dpm scheme was merged into powergating scheme.

Signed-off-by: default avatarJack Xiao <Jack.Xiao@amd.com>
Acked-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Reviewed-by: default avatarHuang Rui <ray.huang@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 0b8794e2
Loading
Loading
Loading
Loading
+2 −2
Original line number Diff line number Diff line
@@ -249,7 +249,7 @@ static void amdgpu_vcn_idle_work_handler(struct work_struct *work)

	if (fences == 0) {
		amdgpu_gfx_off_ctrl(adev, true);
		if (adev->asic_type != CHIP_NAVI10 && adev->pm.dpm_enabled)
		if (adev->asic_type < CHIP_NAVI10 && adev->pm.dpm_enabled)
			amdgpu_dpm_enable_uvd(adev, false);
		else
			amdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_VCN,
@@ -266,7 +266,7 @@ void amdgpu_vcn_ring_begin_use(struct amdgpu_ring *ring)

	if (set_clocks) {
		amdgpu_gfx_off_ctrl(adev, false);
		if (adev->asic_type != CHIP_NAVI10 && adev->pm.dpm_enabled)
		if (adev->asic_type < CHIP_NAVI10 && adev->pm.dpm_enabled)
			amdgpu_dpm_enable_uvd(adev, true);
		else
			amdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_VCN,