Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6c88af7e authored by Jack Pham's avatar Jack Pham
Browse files

ARM: dts: msm: Update QMP USB UNI PHY sequence for Lahaina to v0.96 

Update the QMP USB UNI PHY init sequence to the HSR v0.96 release.
This should improve 5Gbps RX performance.

Change-Id: I9ca5f7fab357312d9022ed6de29829bb0599c564
parent 85df5863

qcom/lahaina-usb.dtsi

+7 −6
Original line number Diff line number Diff line
@@ -510,11 +510,11 @@ 
				USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH2 0xFF 0

				USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH 0x7F 0

				USB3_UNI_QSERDES_RX_RX_MODE_00_LOW 0xFF 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH4 0xB4 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH4 0xA9 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH3 0x7B 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH2 0x5C 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH 0xDC 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_LOW 0xDC 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH2 0xE4 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH 0x24 0

				USB3_UNI_QSERDES_RX_RX_MODE_01_LOW 0x64 0

				USB3_UNI_QSERDES_RX_UCDR_PI_CONTROLS 0x99 0

				USB3_UNI_QSERDES_RX_UCDR_SB2_THRESH1 0x08 0

				USB3_UNI_QSERDES_RX_UCDR_SB2_THRESH2 0x08 0
@@ -523,7 +523,7 @@ 
				USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_FO_GAIN 0x2F 0

				USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_COUNT_LOW 0xFF 0

				USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_COUNT_HIGH 0x0F 0

				USB3_UNI_QSERDES_RX_UCDR_FO_GAIN 0x09 0

				USB3_UNI_QSERDES_RX_UCDR_FO_GAIN 0x0A 0

				USB3_UNI_QSERDES_RX_VGA_CAL_CNTRL1 0x54 0

				USB3_UNI_QSERDES_RX_VGA_CAL_CNTRL2 0x0F 0

				USB3_UNI_QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2 0x0F 0
@@ -538,9 +538,10 @@ 
				USB3_UNI_QSERDES_RX_SIGDET_ENABLES 0x00 0

				USB3_UNI_QSERDES_TX_LANE_MODE_1 0xA5 0

				USB3_UNI_QSERDES_TX_LANE_MODE_2 0x82 0

				USB3_UNI_QSERDES_TX_LANE_MODE_3 0x3F 0

				USB3_UNI_QSERDES_TX_LANE_MODE_4 0x3F 0

				USB3_UNI_QSERDES_TX_PI_QEC_CTRL 0x21 0

				USB3_UNI_QSERDES_TX_RES_CODE_LANE_OFFSET_TX 0x08 0

				USB3_UNI_QSERDES_TX_RES_CODE_LANE_OFFSET_TX 0x10 0

				USB3_UNI_QSERDES_TX_RES_CODE_LANE_OFFSET_RX 0x0E 0

				USB3_UNI_PCS_LOCK_DETECT_CONFIG1 0xD0 0

				USB3_UNI_PCS_LOCK_DETECT_CONFIG2 0x07 0