Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6b19d22b authored by Jyothi Kumar Seerapu's avatar Jyothi Kumar Seerapu
Browse files

ARM: dts: qcom: Set PCIe Wr halt window size to 1GB for sdxlemur 

This will set the PCIe Wr halt window size to 1GB and disables BDF halt
for sdxlemur for PINE attach.

In sdxlemur for PINE attaches observed throughput degradation because of 
PCIe latencies, this is due to PCIe write halt window of 1MB and BDF halt
feature enable.
So, disabled BDF halt feature and increased PCIe Wr halt window size to 1GB 
for sdxlemur.

Change-Id: I604fcc646a64cddb9502f31c7c357ddc476f741f
parent 269d68a6

bindings/pci/pci-msm.txt

+6 −0
Original line number Diff line number Diff line
@@ -419,6 +419,12 @@ interconnects: 
        Value type : <bool>

        Definition: Disable PCIe Write and Read halt feature



- qcom, qcom,bdf-halt-dis:

        Usage: optional

        Value type : <bool>

        Definition: Disables the BDF halt feature which halt inbound

		write transactions when BDF change is detected.



==============

Root port node

==============

qcom/sdxlemur-mtp-cpe-pine1x.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -22,6 +22,8 @@ 
	qcom,no-l1-supported;

	qcom,no-l1ss-supported;

	qcom,no-aux-clk-sync;

	qcom,bdf-halt-dis;

	qcom,wr-halt-size = <0x1e>;

};



&pcie0_bus2_dev1_fn0 {

qcom/sdxlemur-mtp-cpe-pine2x.dtsi

+3 −0
Original line number Diff line number Diff line
@@ -38,6 +38,9 @@ 
	qcom,no-l1-supported;

	qcom,no-l1ss-supported;

	qcom,no-aux-clk-sync;

	qcom,bdf-halt-dis;

	qcom,wr-halt-size = <0x1e>;



};



&pcie0_bus2_dev1_fn0 {

qcom/sdxlemur-pcie.dtsi

+0 −1
Original line number Diff line number Diff line
@@ -115,7 +115,6 @@ 
		qcom,slv-addr-space-size = <0x40000000>;

		qcom,ep-latency = <10>;

		qcom,num-parf-testbus-sel = <0xb9>;

		qcom,pcie-halt-feature-dis;



		qcom,pcie-phy-ver = <1108>;

		qcom,phy-status-offset = <0x1214>;