Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 69ebed7d authored by John Crispin's avatar John Crispin Committed by Ralf Baechle
Browse files

MIPS: ralink: Add missing clock on rt305x 



The rt305x support is missing a clock required by the ethernet driver.

Signed-off-by: default avatarJohn Crispin <blogic@openwrt.org>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/11447/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 1a935205

arch/mips/ralink/rt305x.c

+1 −0
Original line number Diff line number Diff line
@@ -199,6 +199,7 @@ void __init ralink_clk_init(void) 
	}



	ralink_clk_add("cpu", cpu_rate);

	ralink_clk_add("sys", sys_rate);

	ralink_clk_add("10000b00.spi", sys_rate);

	ralink_clk_add("10000100.timer", wdt_rate);

	ralink_clk_add("10000120.watchdog", wdt_rate);