Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 69cd27e2 authored by Christoph Hellwig's avatar Christoph Hellwig Committed by Jens Axboe
Browse files

nvme.h: add NVM command set SQE/CQE size defines 



Reviewed-by: default avatarSagi Grimberg <sagi@grimberg.me>
Signed-off-by: default avatarChristoph Hellwig <hch@lst.de>
Reviewed-by: default avatarKeith Busch <keith.busch@intel.com>
Signed-off-by: default avatarJens Axboe <axboe@fb.com>
parent 725b3588

include/linux/nvme.h

+9 −2
Original line number Diff line number Diff line
@@ -50,6 +50,13 @@ enum { 
#define NVME_CMB_CQS(cmbsz)	((cmbsz) & 0x2)

#define NVME_CMB_SQS(cmbsz)	((cmbsz) & 0x1)



/*

 * Submission and Completion Queue Entry Sizes for the NVM command set.

 * (In bytes and specified as a power of two (2^n)).

 */

#define NVME_NVM_IOSQES		6

#define NVME_NVM_IOCQES		4



enum {

	NVME_CC_ENABLE		= 1 << 0,

	NVME_CC_CSS_NVM		= 0 << 4,
@@ -61,8 +68,8 @@ enum { 
	NVME_CC_SHN_NORMAL	= 1 << 14,

	NVME_CC_SHN_ABRUPT	= 2 << 14,

	NVME_CC_SHN_MASK	= 3 << 14,

	NVME_CC_IOSQES		= 6 << 16,

	NVME_CC_IOCQES		= 4 << 20,

	NVME_CC_IOSQES		= NVME_NVM_IOSQES << 16,

	NVME_CC_IOCQES		= NVME_NVM_IOCQES << 20,

	NVME_CSTS_RDY		= 1 << 0,

	NVME_CSTS_CFS		= 1 << 1,

	NVME_CSTS_NSSRO		= 1 << 4,