Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 673b366b authored by Kent Russell's avatar Kent Russell Committed by Alex Deucher
Browse files

drm/amdgpu: Add replay counter defines to NBIO headers



Add the PCIE_RX_NUM_NACK and PCIE_RX_NUM_NACK_GENERATED values to the
NBIO SMN headers in preparation for exposing the number of PCIe replays
via sysfs

Signed-off-by: default avatarKent Russell <kent.russell@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent e008299e
Loading
Loading
Loading
Loading
+3 −0
Original line number Diff line number Diff line
@@ -54,5 +54,8 @@
#define smnPCIE_PERF_COUNT0_TXCLK2			0x11180258
#define smnPCIE_PERF_COUNT1_TXCLK2			0x1118025c

#define smnPCIE_RX_NUM_NAK				0x11180038
#define smnPCIE_RX_NUM_NAK_GENERATED			0x1118003c

#endif	// _nbio_6_1_SMN_HEADER
+3 −0
Original line number Diff line number Diff line
@@ -51,4 +51,7 @@
#define smnPCIE_PERF_COUNT0_TXCLK2			0x11180258
#define smnPCIE_PERF_COUNT1_TXCLK2			0x1118025c

#define smnPCIE_RX_NUM_NAK				0x11180038
#define smnPCIE_RX_NUM_NAK_GENERATED			0x1118003c

#endif	// _nbio_7_0_SMN_HEADER
+3 −0
Original line number Diff line number Diff line
@@ -50,4 +50,7 @@
#define smnPCIE_PERF_CNTL_EVENT_LC_PORT_SEL		0x1118024c
#define smnPCIE_PERF_CNTL_EVENT_CI_PORT_SEL		0x11180250

#define smnPCIE_RX_NUM_NAK				0x11180038
#define smnPCIE_RX_NUM_NAK_GENERATED			0x1118003c

#endif	// _nbio_7_4_0_SMN_HEADER