drivers/crypto/hisilicon/zip/Makefile
0 → 100644
+2
−0
drivers/crypto/hisilicon/zip/zip.h
0 → 100644
+71
−0
+651
−0
Loading
Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more
The HiSilicon ZIP accelerator implements the zlib and gzip algorithm. It uses Hisilicon QM as the interface to the CPU. This patch provides PCIe driver to the accelerator and registers it to crypto acomp interface. It also uses sgl as data input/output interface. Signed-off-by:Zhou Wang <wangzhou1@hisilicon.com> Signed-off-by:
Shiju Jose <shiju.jose@huawei.com> Signed-off-by:
Kenneth Lee <liguozhu@hisilicon.com> Signed-off-by:
Hao Fang <fanghao11@huawei.com> Reviewed-by:
Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by:
John Garry <john.garry@huawei.com> Signed-off-by:
Herbert Xu <herbert@gondor.apana.org.au>