Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 62ae4a1b authored by Jerome Brunet's avatar Jerome Brunet Committed by Greg Kroah-Hartman
Browse files

clk: amlogic: g12a: fix mmc A peripheral clock 



[ Upstream commit 0079e77c08de692cb20b38e408365c830a44b1ef ]

The bit index of the peripheral clock for mmc A is wrong
This was probably not a problem for mmc A as the peripheral is likely left
enabled by the bootloader.

No issues has been reported so far but it could be a problem, most likely
some form of conflict between the ethernet and mmc A clock, breaking
ethernet on init.

Use the value provided by the documentation for mmc A before this
becomes an actual problem.

Fixes: 085a4ea9 ("clk: meson: g12a: add peripheral clock controller")
Reviewed-by: default avatarNeil Armstrong <neil.armstrong@linaro.org>
Link: https://lore.kernel.org/r/20241213-amlogic-clk-g12a-mmca-fix-v1-1-5af421f58b64@baylibre.com


Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 450a1d9e

drivers/clk/meson/g12a.c

+1 −1
Original line number Diff line number Diff line
@@ -3910,7 +3910,7 @@ static MESON_GATE(g12a_spicc_1, HHI_GCLK_MPEG0, 14); 
static MESON_GATE(g12a_hiu_reg,			HHI_GCLK_MPEG0,	19);

static MESON_GATE(g12a_mipi_dsi_phy,		HHI_GCLK_MPEG0,	20);

static MESON_GATE(g12a_assist_misc,		HHI_GCLK_MPEG0,	23);

static MESON_GATE(g12a_emmc_a,			HHI_GCLK_MPEG0,	4);

static MESON_GATE(g12a_emmc_a,			HHI_GCLK_MPEG0,	24);

static MESON_GATE(g12a_emmc_b,			HHI_GCLK_MPEG0,	25);

static MESON_GATE(g12a_emmc_c,			HHI_GCLK_MPEG0,	26);

static MESON_GATE(g12a_audio_codec,		HHI_GCLK_MPEG0,	28);