Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 61cdfb9e authored by Rodrigo Vivi's avatar Rodrigo Vivi
Browse files

drm/i915/icl: Fix signal_levels 



Since when it was introduced we forgot to add
this case so ICL was using a wrong signal_levels
as reference.

Fixes: fb5c8e9d ("drm/i915/icl: Implement voltage swing programming sequence for Combo PHY DDI")
Cc: José Roberto de Souza <jose.souza@intel.com>
Cc: Manasi Navare <manasi.d.navare@intel.com>
Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@intel.com>
Reviewed-by: default avatarManasi Navare <manasi.d.navare@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20181017215652.26841-1-rodrigo.vivi@intel.com
parent 39b50c60

drivers/gpu/drm/i915/intel_dp.c

+1 −1
Original line number Diff line number Diff line
@@ -3790,7 +3790,7 @@ intel_dp_set_signal_levels(struct intel_dp *intel_dp) 
	uint32_t signal_levels, mask = 0;

	uint8_t train_set = intel_dp->train_set[0];



	if (IS_GEN9_LP(dev_priv) || IS_CANNONLAKE(dev_priv)) {

	if (IS_GEN9_LP(dev_priv) || INTEL_GEN(dev_priv) >= 10) {

		signal_levels = bxt_signal_levels(intel_dp);

	} else if (HAS_DDI(dev_priv)) {

		signal_levels = ddi_signal_levels(intel_dp);