Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 614dea31 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu: update IH IV ring entry for soc-15



Reflect the new format on soc-15 asics.

Reviewed-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent be34d3bf
Loading
Loading
Loading
Loading
+4 −1
Original line number Diff line number Diff line
@@ -93,11 +93,14 @@ struct amdgpu_ih_ring {
struct amdgpu_iv_entry {
	unsigned client_id;
	unsigned src_id;
	unsigned src_data[AMDGPU_IH_SRC_DATA_MAX_SIZE_DW];
	unsigned ring_id;
	unsigned vm_id;
	unsigned vm_id_src;
	uint64_t timestamp;
	unsigned timestamp_src;
	unsigned pas_id;
	unsigned pasid_src;
	unsigned src_data[AMDGPU_IH_SRC_DATA_MAX_SIZE_DW];
	const uint32_t *iv_entry;
};