Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5f9530e2 authored by Satya Rama Aditya Pinapala's avatar Satya Rama Aditya Pinapala
Browse files

ARM: dts: msm: add 4K cmd and video mode panels for lahaina 

Change adds Sharp 4K DSC enabled command and video mode
panels for lahaina CDP target.

Change-Id: I9ee64b6c5f2bd66eb1fc0aef42f8df2711f41a82
parent f830d50a

display/lahaina-sde-display-cdp.dtsi

+19 −0
Original line number Diff line number Diff line
@@ -19,6 +19,25 @@ 
	qcom,platform-reset-gpio = <&tlmm 24 0>;

};



&dsi_sharp_4k_dsc_cmd {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply_avdd>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";

	qcom,mdss-dsi-bl-min-level = <1>;

	qcom,mdss-dsi-bl-max-level = <4095>;

	qcom,platform-te-gpio = <&tlmm 82 0>;

	qcom,platform-reset-gpio = <&tlmm 24 0>;

	qcom,platform-bklight-en-gpio = <&tlmm 13 0>;

};



&dsi_sharp_4k_dsc_video {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply_avdd>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_external";

	qcom,mdss-dsi-bl-min-level = <1>;

	qcom,mdss-dsi-bl-max-level = <4095>;

	qcom,platform-reset-gpio = <&tlmm 24 0>;

	qcom,platform-bklight-en-gpio = <&tlmm 13 0>;

};



&dsi_dual_sim_vid {

	qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

display/lahaina-sde-display.dtsi

+83 −0
Original line number Diff line number Diff line
@@ -25,6 +25,22 @@ 
#include "dsi-panel-sim-vdc-vid.dtsi"

#include "dsi-panel-sim-vdc-cmd.dtsi"



&tlmm {

	display_panel_avdd_default: display_panel_avdd_default {

		mux {

			pins = "gpio12";

			function = "gpio";

		};



		config {

			pins = "gpio12";

			drive-strength = <8>;

			bias-disable = <0>;

			output-high;

		};

	};

};



&soc {

	ext_disp: qcom,msm-ext-disp {

		compatible = "qcom,msm-ext-disp";
@@ -59,6 +75,42 @@ 
		};

	};



	dsi_panel_pwr_supply_avdd: dsi_panel_pwr_supply_avdd {

		#address-cells = <1>;

		#size-cells = <0>;



		qcom,panel-supply-entry@0 {

			reg = <0>;

			qcom,supply-name = "vddio";

			qcom,supply-min-voltage = <1800000>;

			qcom,supply-max-voltage = <1800000>;

			qcom,supply-enable-load = <182000>;

			qcom,supply-disable-load = <80>;

			qcom,supply-post-on-sleep = <20>;

		};



		qcom,panel-supply-entry@1 {

			reg = <1>;

			qcom,supply-name = "avdd";

			qcom,supply-min-voltage = <4600000>;

			qcom,supply-max-voltage = <6000000>;

			qcom,supply-enable-load = <100000>;

			qcom,supply-disable-load = <100>;

		};

	};



	display_panel_avdd: display_gpio_regulator@1 {

		compatible = "regulator-fixed";

		regulator-name = "display_panel_avdd";

		regulator-min-microvolt = <5500000>;

		regulator-max-microvolt = <5500000>;

		regulator-enable-ramp-delay = <233>;

		gpio = <&tlmm 12 0>;

		enable-active-high;

		pinctrl-names = "default";

		pinctrl-0 = <&display_panel_avdd_default>;

	};



	sde_dsi: qcom,dsi-display-primary {

		compatible = "qcom,dsi-display";

		label = "primary";
@@ -82,6 +134,7 @@ 


		vddio-supply = <&L12C>;

		vdd-supply = <&L13C>;

		avdd-supply = <&display_panel_avdd>;



		qcom,mdp = <&mdss_mdp>;

		qcom,dsi-default-panel = <&dsi_sw43404_amoled_cmd>;
@@ -149,6 +202,36 @@ 
	};

};



&dsi_sharp_4k_dsc_cmd {

	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

	qcom,mdss-dsi-display-timings {

		timing@0 {

			qcom,mdss-dsi-panel-phy-timings = [00 12 05 05 09 08 05

				05 03 02 04 00 10 0a];

			qcom,display-topology = <2 2 2>;

			qcom,default-topology-index = <0>;

			/*

			 * Using same clock as Video mode panel as a

			 * temporary solution for PHY timing issue that causes

			 * corruption.

			 */

			qcom,mdss-dsi-panel-clockrate = <685751040>;

		};

	};

};



&dsi_sharp_4k_dsc_video {

	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

	qcom,mdss-dsi-display-timings {

		timing@0 {

			qcom,mdss-dsi-panel-phy-timings = [00 12 05 05 09 08 05

				05 03 02 04 00 10 0a];

			qcom,display-topology = <2 2 2>;

			qcom,default-topology-index = <0>;

		};

	};

};



&dsi_dual_sim_vid {

	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

	qcom,mdss-dsi-display-timings {