Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5a8b0d19 authored by Ashish Bhimanpalliwar's avatar Ashish Bhimanpalliwar Committed by Yuanfang Zhang
Browse files

ARM: dts: msm: Adding missing dump entries in blair 

Adding missing l2_caches and l1_i/dtlb entries and
correcting dump size in l2_tlb nodes in blair mem-dump node.

Change-Id: If3070227d19b719b82e511101bd98f3dcebf6d85
parent 3019aaa8
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment