Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5399bf11 authored by Chris Lew's avatar Chris Lew
Browse files

ARM: dts: msm: Add HWSPINLOCK, SMEM and SMP2P for Lahaina 

Add the device tree nodes to enable smp2p communication to remote
processors.

Change-Id: I471633bdc1c5c36160560273899df8403864fa7a
parent 30269a32

qcom/lahaina-smp2p.dtsi

0 → 100644
+82 −0
Original line number Diff line number Diff line 
#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/soc/qcom,ipcc.h>



&soc {

	qcom,smp2p-adsp {

		compatible = "qcom,smp2p";

		qcom,smem = <443>, <429>;

		interrupt-parent = <&ipcc_mproc>;

		interrupts = <IPCC_CLIENT_LPASS IPCC_MPROC_SIGNAL_SMP2P

			      IRQ_TYPE_EDGE_RISING>;

		mboxes = <&ipcc_mproc IPCC_CLIENT_LPASS

			  IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,local-pid = <0>;

		qcom,remote-pid = <2>;



		adsp_smp2p_out: master-kernel {

			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;

		};



		adsp_smp2p_in: slave-kernel {

			qcom,entry-name = "slave-kernel";

			interrupt-controller;

			#interrupt-cells = <2>;

		};

	};



	qcom,smp2p-dsps {

		compatible = "qcom,smp2p";

		qcom,smem = <481>, <430>;

		interrupt-parent = <&ipcc_mproc>;

		interrupts = <IPCC_CLIENT_SLPI IPCC_MPROC_SIGNAL_SMP2P

			      IRQ_TYPE_EDGE_RISING>;

		mboxes = <&ipcc_mproc IPCC_CLIENT_SLPI IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,local-pid = <0>;

		qcom,remote-pid = <3>;



		dsps_smp2p_out: master-kernel {

			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;

		};



		dsps_smp2p_in: slave-kernel {

			qcom,entry-name = "slave-kernel";

			interrupt-controller;

			#interrupt-cells = <2>;

		};



		sleepstate_smp2p_out: sleepstate-out {

			qcom,entry-name = "sleepstate";

			#qcom,smem-state-cells = <1>;

		};



		sleepstate_smp2p_in: qcom,sleepstate-in {

			qcom,entry-name = "sleepstate_see";

			interrupt-controller;

			#interrupt-cells = <2>;

		};

	};



	qcom,smp2p-nsp {

		compatible = "qcom,smp2p";

		qcom,smem = <94>, <432>;

		interrupt-parent = <&ipcc_mproc>;

		interrupts = <IPCC_CLIENT_CDSP IPCC_MPROC_SIGNAL_SMP2P

			      IRQ_TYPE_EDGE_RISING>;

		mboxes = <&ipcc_mproc IPCC_CLIENT_CDSP IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,local-pid = <0>;

		qcom,remote-pid = <5>;



		cdsp_smp2p_out: master-kernel {

			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;

		};



		cdsp_smp2p_in: slave-kernel {

			qcom,entry-name = "slave-kernel";

			interrupt-controller;

			#interrupt-cells = <2>;

		};

	};

};

qcom/lahaina.dtsi

+18 −0
Original line number Diff line number Diff line
@@ -619,7 +619,25 @@ 
			<GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "l1-l2-faultirq","l3-scu-faultirq";

	};



	tcsr_mutex_block: syscon@1f40000 {

		compatible = "syscon";

		reg = <0x1f40000 0x20000>;

	};



	tcsr_mutex: hwlock {

		compatible = "qcom,tcsr-mutex";

		syscon = <&tcsr_mutex_block 0 0x1000>;

		#hwlock-cells = <1>;

	};



	smem: qcom,smem {

		compatible = "qcom,smem";

		memory-region = <&smem_mem>;

		hwlocks = <&tcsr_mutex 3>;

	};

};



#include "lahaina-pinctrl.dtsi"

#include "lahaina-smp2p.dtsi"

#include "msm-arm-smmu-lahaina.dtsi"