Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 50e1ec6d authored by Ashok Vuyyuru's avatar Ashok Vuyyuru
Browse files

msm: ipa3: Changes to remove the CNTXT_SCRATCH_1 config 



Context scratch 1 register configuration not required, So removing
these changes.

Change-Id: I91e336b1a37959cd20024170694db5c4498c13d7
Signed-off-by: default avatarAshok Vuyyuru <avuyyuru@codeaurora.org>
parent b6e679fd

drivers/platform/msm/gsi/gsi.c

+0 −4
Original line number Diff line number Diff line
@@ -1367,10 +1367,6 @@ int gsi_register_device(struct gsi_per_props *props, unsigned long *dev_hdl) 
		gsi_writel(0, gsi_ctx->base +

			GSI_EE_n_ERROR_LOG_OFFS(gsi_ctx->per.ee));



	/* Reset to zero scratch_1 register*/

	gsi_writel(0, gsi_ctx->base +

			GSI_EE_n_CNTXT_SCRATCH_1_OFFS(gsi_ctx->per.ee));



	if (running_emulation) {

		/*

		 * Set up the emulator's interrupt controller...

drivers/platform/msm/gsi/gsi_reg_v1.h

+0 −5
Original line number Diff line number Diff line
@@ -1177,11 +1177,6 @@ 
#define GSI_EE_n_CNTXT_SCRATCH_0_SCRATCH_BMSK 0xffffffff

#define GSI_EE_n_CNTXT_SCRATCH_0_SCRATCH_SHFT 0x0



#define GSI_EE_n_CNTXT_SCRATCH_1_OFFS(n) \

	(GSI_GSI_REG_BASE_OFFS + 0x0001f404 + 0x4000 * (n))

#define GSI_EE_n_CNTXT_SCRATCH_1_SCRATCH_BMSK 0xffffffff

#define GSI_EE_n_CNTXT_SCRATCH_1_SCRATCH_SHFT 0x0



#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_OFFS(n) \

	(GSI_GSI_REG_BASE_OFFS + 0x0000c018 + 0x1000 * (n))

#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_GSI_CH_BIT_MAP_BMSK 0xffffffff

drivers/platform/msm/gsi/gsi_reg_v2.h

+0 −5
Original line number Diff line number Diff line
@@ -1180,11 +1180,6 @@ 
#define GSI_EE_n_CNTXT_SCRATCH_0_SCRATCH_BMSK 0xffffffff

#define GSI_EE_n_CNTXT_SCRATCH_0_SCRATCH_SHFT 0x0



#define GSI_EE_n_CNTXT_SCRATCH_1_OFFS(n) \

	(GSI_GSI_REG_BASE_OFFS + 0x00012404 + 0x4000 * (n))

#define GSI_EE_n_CNTXT_SCRATCH_1_SCRATCH_BMSK 0xffffffff

#define GSI_EE_n_CNTXT_SCRATCH_1_SCRATCH_SHFT 0x0



#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_OFFS(n) \

	(GSI_GSI_REG_BASE_OFFS + 0x0000c018 + 0x1000 * (n))

#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_GSI_CH_BIT_MAP_BMSK 0xffffffff