Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4dc7a0bb authored by Ingo Molnar's avatar Ingo Molnar Committed by Linus Torvalds
Browse files

[PATCH] sched: add cacheflush() asm 



Add per-arch sched_cacheflush() which is a write-back cacheflush used by
the migration-cost calibration code at bootup time.

Signed-off-by: default avatarIngo Molnar <mingo@elte.hu>
Cc: Nick Piggin <nickpiggin@yahoo.com.au>
Signed-off-by: default avatarAndrew Morton <akpm@osdl.org>
Signed-off-by: default avatarLinus Torvalds <torvalds@osdl.org>
parent c6b44d10

arch/ia64/kernel/setup.c

+10 −0
Original line number Diff line number Diff line
@@ -60,6 +60,7 @@ 
#include <asm/smp.h>

#include <asm/system.h>

#include <asm/unistd.h>

#include <asm/system.h>



#if defined(CONFIG_SMP) && (IA64_CPU_SIZE > PAGE_SIZE)

# error "struct cpuinfo_ia64 too big!"
@@ -870,6 +871,15 @@ cpu_init (void) 
	pm_idle = default_idle;

}



/*

 * On SMP systems, when the scheduler does migration-cost autodetection,

 * it needs a way to flush as much of the CPU's caches as possible.

 */

void sched_cacheflush(void)

{

	ia64_sal_cache_flush(3);

}



void

check_bugs (void)

{

include/asm-alpha/system.h

+10 −0
Original line number Diff line number Diff line
@@ -140,6 +140,16 @@ extern void halt(void) __attribute__((noreturn)); 
struct task_struct;

extern struct task_struct *alpha_switch_to(unsigned long, struct task_struct*);



/*

 * On SMP systems, when the scheduler does migration-cost autodetection,

 * it needs a way to flush as much of the CPU's caches as possible.

 *

 * TODO: fill this in!

 */

static inline void sched_cacheflush(void)

{

}



#define imb() \

__asm__ __volatile__ ("call_pal %0 #imb" : : "i" (PAL_imb) : "memory")

include/asm-arm/system.h

+10 −0
Original line number Diff line number Diff line
@@ -171,6 +171,16 @@ do { \ 
	last = __switch_to(prev,prev->thread_info,next->thread_info);	\

} while (0)



/*

 * On SMP systems, when the scheduler does migration-cost autodetection,

 * it needs a way to flush as much of the CPU's caches as possible.

 *

 * TODO: fill this in!

 */

static inline void sched_cacheflush(void)

{

}



/*

 * CPU interrupt mask handling.

 */

include/asm-arm26/system.h

+10 −0
Original line number Diff line number Diff line
@@ -114,6 +114,16 @@ do { \ 
	last = __switch_to(prev,prev->thread_info,next->thread_info);	\

} while (0)



/*

 * On SMP systems, when the scheduler does migration-cost autodetection,

 * it needs a way to flush as much of the CPU's caches as possible.

 *

 * TODO: fill this in!

 */

static inline void sched_cacheflush(void)

{

}



/*

 * Save the current interrupt enable state & disable IRQs

 */

include/asm-i386/system.h

+9 −0
Original line number Diff line number Diff line
@@ -548,6 +548,15 @@ void enable_hlt(void); 
extern int es7000_plat;

void cpu_idle_wait(void);



/*

 * On SMP systems, when the scheduler does migration-cost autodetection,

 * it needs a way to flush as much of the CPU's caches as possible:

 */

static inline void sched_cacheflush(void)

{

	wbinvd();

}



extern unsigned long arch_align_stack(unsigned long sp);



#endif