soc: pil: Disable error-ready timeout
Disable the timeout where PIL waits for an error-ready
interrupt from the subsystems. This is needed for emulation
platform where the time doesn't scale well with the actual
time.
Change-Id: I9d7bb40c6d490a439c76be116d5968ea43723650
Signed-off-by:
Raghavendra Rao Ananta <rananta@codeaurora.org>
Loading
Please register or sign in to comment