Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4b3f686d authored by Matt LaPlante's avatar Matt LaPlante Committed by Adrian Bunk
Browse files

Attack of "the the"s in arch 



The patch below corrects multiple occurances of "the the"
typos across several files, both in source comments and KConfig files.
There is no actual code changed, only text.  Note this only affects the /arch
directory, and I believe I could find many more elsewhere. :)

Signed-off-by: default avatarAdrian Bunk <bunk@stusta.de>
parent bf6ee0ae

arch/arm/mach-lh7a40x/arch-lpd7a40x.c

+1 −1
Original line number Diff line number Diff line
@@ -164,7 +164,7 @@ static void lh7a40x_ack_cpld_irq (u32 irq) 
	/* CPLD doesn't have ack capability, but some devices may */



#if defined (CPLD_INTMASK_TOUCH)

	/* The touch control *must* mask the the interrupt because the

	/* The touch control *must* mask the interrupt because the

	 * interrupt bit is read by the driver to determine if the pen

	 * is still down. */

	if (irq == IRQ_TOUCH)

arch/i386/Kconfig

+1 −1
Original line number Diff line number Diff line
@@ -682,7 +682,7 @@ config EFI 
	depends on ACPI

	default n

	---help---

	This enables the the kernel to boot on EFI platforms using

	This enables the kernel to boot on EFI platforms using

	system configuration information passed to it from the firmware.

	This also enables the kernel to use any EFI runtime services that are

	available (such as the EFI variable services).

arch/i386/pci/fixup.c

+1 −1
Original line number Diff line number Diff line
@@ -393,7 +393,7 @@ DECLARE_PCI_FIXUP_HEADER(PCI_ANY_ID, PCI_ANY_ID, pci_fixup_video); 
 * We pretend to bring them out of full D3 state, and restore the proper

 * IRQ, PCI cache line size, and BARs, otherwise the device won't function

 * properly.  In some cases, the device will generate an interrupt on

 * the wrong IRQ line, causing any devices sharing the the line it's

 * the wrong IRQ line, causing any devices sharing the line it's

 * *supposed* to use to be disabled by the kernel's IRQ debug code.

 */

static u16 toshiba_line_size;

arch/ia64/sn/kernel/xpnet.c

+1 −1
Original line number Diff line number Diff line
@@ -225,7 +225,7 @@ xpnet_receive(partid_t partid, int channel, struct xpnet_message *msg) 
	skb_put(skb, (msg->size - msg->leadin_ignore - msg->tailout_ignore));



	/*

	 * Move the data over from the the other side.

	 * Move the data over from the other side.

	 */

	if ((XPNET_VERSION_MINOR(msg->version) == 1) &&

						(msg->embedded_bytes != 0)) {

arch/m68knommu/Kconfig

+1 −1
Original line number Diff line number Diff line
@@ -495,7 +495,7 @@ config VECTORBASE 
	hex "Address of the base of system vectors"

	default "0"

	help

	  Define the address of the the system vectors. Commonly this is

	  Define the address of the system vectors. Commonly this is

	  put at the start of RAM, but it doesn't have to be. On ColdFire

	  platforms this address is programmed into the VBR register, thus

	  actually setting the address to use.