Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4b19ca44 authored by Thomas Graf's avatar Thomas Graf Committed by David S. Miller
Browse files

[NET] fib_rules: delay route cache flush by ip_rt_min_delay



Signed-off-by: default avatarThomas Graf <tgraf@suug.ch>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent d626f62b
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -242,7 +242,7 @@ static u32 dn_fib_rule_default_pref(void)

static void dn_fib_rule_flush_cache(void)
{
	dn_rt_cache_flush(0);
	dn_rt_cache_flush(-1);
}

static struct fib_rules_ops dn_fib_rules_ops = {
+1 −1
Original line number Diff line number Diff line
@@ -300,7 +300,7 @@ static size_t fib4_rule_nlmsg_payload(struct fib_rule *rule)

static void fib4_rule_flush_cache(void)
{
	rt_cache_flush(0);
	rt_cache_flush(-1);
}

static struct fib_rules_ops fib4_rules_ops = {