Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 487f471d authored by Daniele Ceraolo Spurio's avatar Daniele Ceraolo Spurio Committed by Chris Wilson
Browse files

drm/i915/tgl: add Gen12 default indirect ctx offset 



Gen12 uses a new indirect ctx offset.

Bspec: 11740
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Cc: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
Signed-off-by: default avatarDaniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Reviewed-by: default avatarLucas De Marchi <lucas.demarchi@intel.com>
Signed-off-by: default avatarLucas De Marchi <lucas.demarchi@intel.com>
Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20190817093902.2171-28-lucas.demarchi@intel.com
parent bd3b3004

drivers/gpu/drm/i915/gt/intel_lrc.c

+4 −0
Original line number Diff line number Diff line
@@ -3046,6 +3046,10 @@ static u32 intel_lr_indirect_ctx_offset(struct intel_engine_cs *engine) 
	default:

		MISSING_CASE(INTEL_GEN(engine->i915));

		/* fall through */

	case 12:

		indirect_ctx_offset =

			GEN12_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT;

		break;

	case 11:

		indirect_ctx_offset =

			GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT;

drivers/gpu/drm/i915/gt/intel_lrc_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -64,5 +64,6 @@ 
#define GEN9_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	0x26

#define GEN10_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	0x19

#define GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	0x1A

#define GEN12_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	0xD



#endif /* _INTEL_LRC_REG_H_ */