Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4735c16b authored by Laurent Pinchart's avatar Laurent Pinchart Committed by Mauro Carvalho Chehab
Browse files

media: vsp1: Add support for missing 16-bit RGB444 formats 



Add support for the V4L2_PIX_FMT_RGBA444, V4L2_PIX_FMT_RGBX444,
V4L2_PIX_FMT_ABGR444, V4L2_PIX_FMT_XBGR444, V4L2_PIX_FMT_BGRA444 and
V4L2_PIX_FMT_BGRX444 formats to the VSP driver.

Signed-off-by: default avatarLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Acked-by: default avatarSakari Ailus <sakari.ailus@linux.intel.com>
Reviewed-by: default avatarJacopo Mondi <jacopo@jmondi.org>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab+samsung@kernel.org>
parent 515c4565

drivers/media/platform/vsp1/vsp1_pipe.c

+24 −0
Original line number Diff line number Diff line
@@ -42,6 +42,30 @@ static const struct vsp1_format_info vsp1_video_formats[] = { 
	  VI6_FMT_XRGB_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |

	  VI6_RPF_DSWAP_P_WDS,

	  1, { 16, 0, 0 }, false, false, 1, 1, false },

	{ V4L2_PIX_FMT_RGBA444, MEDIA_BUS_FMT_ARGB8888_1X32,

	  VI6_FMT_RGBA_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |

	  VI6_RPF_DSWAP_P_WDS,

	  1, { 16, 0, 0 }, false, false, 1, 1, true },

	{ V4L2_PIX_FMT_RGBX444, MEDIA_BUS_FMT_ARGB8888_1X32,

	  VI6_FMT_RGBX_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |

	  VI6_RPF_DSWAP_P_WDS,

	  1, { 16, 0, 0 }, false, false, 1, 1, false },

	{ V4L2_PIX_FMT_ABGR444, MEDIA_BUS_FMT_ARGB8888_1X32,

	  VI6_FMT_ABGR_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |

	  VI6_RPF_DSWAP_P_WDS,

	  1, { 16, 0, 0 }, false, false, 1, 1, true },

	{ V4L2_PIX_FMT_XBGR444, MEDIA_BUS_FMT_ARGB8888_1X32,

	  VI6_FMT_ABGR_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |

	  VI6_RPF_DSWAP_P_WDS,

	  1, { 16, 0, 0 }, false, false, 1, 1, false },

	{ V4L2_PIX_FMT_BGRA444, MEDIA_BUS_FMT_ARGB8888_1X32,

	  VI6_FMT_BGRA_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |

	  VI6_RPF_DSWAP_P_WDS,

	  1, { 16, 0, 0 }, false, false, 1, 1, true },

	{ V4L2_PIX_FMT_BGRX444, MEDIA_BUS_FMT_ARGB8888_1X32,

	  VI6_FMT_BGRA_4444, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |

	  VI6_RPF_DSWAP_P_WDS,

	  1, { 16, 0, 0 }, false, false, 1, 1, false },

	{ V4L2_PIX_FMT_ARGB555, MEDIA_BUS_FMT_ARGB8888_1X32,

	  VI6_FMT_ARGB_1555, VI6_RPF_DSWAP_P_LLS | VI6_RPF_DSWAP_P_LWS |

	  VI6_RPF_DSWAP_P_WDS,