Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3ff46efb authored by Martin Blumenstingl's avatar Martin Blumenstingl Committed by Jerome Brunet
Browse files

clk: meson: meson8b: fix a typo in the VPU parent names array variable



The variable which holds the parent names for the VPU clocks has a typo
in it. Fix this typo to make the variable naming in the driver
consistent. No functional changes.

Fixes: 41785ce5 ("clk: meson: meson8b: add the VPU clock trees")
Signed-off-by: default avatarMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
parent e63b063e
Loading
Loading
Loading
Loading
+5 −5
Original line number Diff line number Diff line
@@ -1761,7 +1761,7 @@ static struct clk_regmap meson8m2_gp_pll = {
	},
};

static const char * const mmeson8b_vpu_0_1_parent_names[] = {
static const char * const meson8b_vpu_0_1_parent_names[] = {
	"fclk_div4", "fclk_div3", "fclk_div5", "fclk_div7"
};

@@ -1778,8 +1778,8 @@ static struct clk_regmap meson8b_vpu_0_sel = {
	.hw.init = &(struct clk_init_data){
		.name = "vpu_0_sel",
		.ops = &clk_regmap_mux_ops,
		.parent_names = mmeson8b_vpu_0_1_parent_names,
		.num_parents = ARRAY_SIZE(mmeson8b_vpu_0_1_parent_names),
		.parent_names = meson8b_vpu_0_1_parent_names,
		.num_parents = ARRAY_SIZE(meson8b_vpu_0_1_parent_names),
		.flags = CLK_SET_RATE_PARENT,
	},
};
@@ -1837,8 +1837,8 @@ static struct clk_regmap meson8b_vpu_1_sel = {
	.hw.init = &(struct clk_init_data){
		.name = "vpu_1_sel",
		.ops = &clk_regmap_mux_ops,
		.parent_names = mmeson8b_vpu_0_1_parent_names,
		.num_parents = ARRAY_SIZE(mmeson8b_vpu_0_1_parent_names),
		.parent_names = meson8b_vpu_0_1_parent_names,
		.num_parents = ARRAY_SIZE(meson8b_vpu_0_1_parent_names),
		.flags = CLK_SET_RATE_PARENT,
	},
};