Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3ce36b45 authored by Jordan Crouse's avatar Jordan Crouse Committed by Rob Clark
Browse files

drm/msm/a6xx: Remove CP perfcounter selects from the protected list 



The CP performance counter selects were accidentally marked as protected
so they couldn't be written from PM4 streams. Remove the protection
because user space does have an interest in setting up their own
counters.

Signed-off-by: default avatarJordan Crouse <jcrouse@codeaurora.org>
Signed-off-by: default avatarRob Clark <robdclark@gmail.com>
parent 82e223a5

drivers/gpu/drm/msm/adreno/a6xx_gpu.c

+1 −3
Original line number Diff line number Diff line
@@ -440,10 +440,8 @@ static int a6xx_hw_init(struct msm_gpu *gpu) 
	gpu_write(gpu, REG_A6XX_CP_PROTECT(22), A6XX_PROTECT_RW(0x900, 0x4d));

	gpu_write(gpu, REG_A6XX_CP_PROTECT(23), A6XX_PROTECT_RW(0x98d, 0x76));

	gpu_write(gpu, REG_A6XX_CP_PROTECT(24),

			A6XX_PROTECT_RDONLY(0x8d0, 0x23));

	gpu_write(gpu, REG_A6XX_CP_PROTECT(25),

			A6XX_PROTECT_RDONLY(0x980, 0x4));

	gpu_write(gpu, REG_A6XX_CP_PROTECT(26), A6XX_PROTECT_RW(0xa630, 0x0));

	gpu_write(gpu, REG_A6XX_CP_PROTECT(25), A6XX_PROTECT_RW(0xa630, 0x0));



	/* Enable interrupts */

	gpu_write(gpu, REG_A6XX_RBBM_INT_0_MASK, A6XX_INT_MASK);