Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 36277234 authored by Emmanuel Grumbach's avatar Emmanuel Grumbach
Browse files

iwlwifi: pcie: speed up the Tx DMA stop flow 



We don't need to acquire MAC access for each access, it
makes much more sense to keep the MAC access. This speeds
up the Tx DMA stop flow significantly.
Moreover, if one channel can't be stopped, stop the others
but don't poll for them to avoid being stuck there for a
long time.

This solves a situation in which we were stuck in that flow
for way too long with a spinlock held which led to a kernel
panic.

Reviewed-by: default avatarJohannes Berg <johannes.berg@intel.com>
Signed-off-by: default avatarEmmanuel Grumbach <emmanuel.grumbach@intel.com>
parent 7a42baa6

drivers/net/wireless/iwlwifi/pcie/tx.c

+34 −17
Original line number Diff line number Diff line
@@ -725,33 +725,50 @@ void iwl_trans_pcie_tx_reset(struct iwl_trans *trans) 
	iwl_pcie_tx_start(trans, 0);

}



/*

 * iwl_pcie_tx_stop - Stop all Tx DMA channels

 */

int iwl_pcie_tx_stop(struct iwl_trans *trans)

static void iwl_pcie_tx_stop_fh(struct iwl_trans *trans)

{

	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);

	int ch, txq_id, ret;

	unsigned long flags;

	int ch, ret;

	u32 mask = 0;



	/* Turn off all Tx DMA fifos */

	spin_lock(&trans_pcie->irq_lock);



	iwl_scd_deactivate_fifos(trans);

	if (!iwl_trans_grab_nic_access(trans, false, &flags))

		goto out;



	/* Stop each Tx DMA channel, and wait for it to be idle */

	/* Stop each Tx DMA channel */

	for (ch = 0; ch < FH_TCSR_CHNL_NUM; ch++) {

		iwl_write_direct32(trans,

				   FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0);

		ret = iwl_poll_direct_bit(trans, FH_TSSR_TX_STATUS_REG,

			FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch), 1000);

		iwl_write32(trans, FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0);

		mask |= FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch);

	}



	/* Wait for DMA channels to be idle */

	ret = iwl_poll_bit(trans, FH_TSSR_TX_STATUS_REG, mask, mask, 5000);

	if (ret < 0)

		IWL_ERR(trans,

			"Failing on timeout while stopping DMA channel %d [0x%08x]\n",

				ch,

				iwl_read_direct32(trans,

						  FH_TSSR_TX_STATUS_REG));

	}

			ch, iwl_read32(trans, FH_TSSR_TX_STATUS_REG));



	iwl_trans_release_nic_access(trans, &flags);



out:

	spin_unlock(&trans_pcie->irq_lock);

}



/*

 * iwl_pcie_tx_stop - Stop all Tx DMA channels

 */

int iwl_pcie_tx_stop(struct iwl_trans *trans)

{

	struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);

	int txq_id;



	/* Turn off all Tx DMA fifos */

	iwl_scd_deactivate_fifos(trans);



	/* Turn off all Tx DMA channels */

	iwl_pcie_tx_stop_fh(trans);



	/*

	 * This function can be called before the op_mode disabled the