Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 35c2fef8 authored by Mukesh Ojha's avatar Mukesh Ojha Committed by Gerrit - the friendly Code Review server
Browse files

drivers: soc: qcom: update sct table for LLCC on Shima 



Update the LLCC SCT table for Shima for clients to request
slices from system cache.

- Added new entries for cpuss1 and cpu_hwt.
- Changed the priority for modemhp_grow and display.
- Change the alignment of the table column to look readable.

Change-Id: I9289a9cc8a029d51429aeb44453e0620021daf75
Signed-off-by: default avatarMukesh Ojha <mojha@codeaurora.org>
parent 34715bc9

drivers/soc/qcom/llcc-shima.c

+11 −9
Original line number Diff line number Diff line
@@ -52,15 +52,17 @@ 


static struct llcc_slice_config shima_data[] =  {

	SCT_ENTRY(LLCC_CPUSS,    1, 1536, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 1, 1),

	SCT_ENTRY(LLCC_MDMHPGRW, 7, 512, 2, 0, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_MDMHPGRW, 7,  512, 3, 0, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_CMPT,    10, 1536, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_GPUHTW,  11,  256, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_GPU,     12, 1024, 1, 1, 0xFFF, 0x0, 0, 0, 0, 1, 1, 0),

	SCT_ENTRY(LLCC_MMUHWT,  13,  256, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 0, 1),

	SCT_ENTRY(LLCC_DISP,     16, 1536, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_DISP,    16, 1536, 2, 1, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_MDMPNG,  21, 1536, 0, 1, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_MDMVPE,  29,  128, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_WRTCH,   31,  256, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 0, 1),

	SCT_ENTRY(LLCC_CPUSS1,   3,  512, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 1, 0),

	SCT_ENTRY(LLCC_CPUHWT,   5,  512, 1, 1, 0xFFF, 0x0, 0, 0, 0, 0, 0, 1),

};



static int shima_qcom_llcc_probe(struct platform_device *pdev)