Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3504caa1 authored Dec 03, 2018 by Chen-Yu Tsai Committed by Linus Walleij Dec 07, 2018

pinctrl: sunxi: a64: Rename function csi0 to csi



The A64 only has one CSI (camera sensor interface) controller. The
datasheet also lists the function as CSI_XXX instead of CSI0_XXX.

Rename the function names now before any there are any users.

Fixes: 96851d39 ("drivers: pinctrl: add driver for Allwinner A64 SoC")
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@bootlin.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>

parent a9d9f6b8

drivers/pinctrl/sunxi/pinctrl-sun50i-a64.c

+14 −14

Original line number	Diff line number	Diff line
		@@ -323,71 +323,71 @@ static const struct sunxi_desc_pin a64_pins[] = {
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 0),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* PCK */
		SUNXI_FUNCTION(0x2, "csi"), /* PCK */
		SUNXI_FUNCTION(0x4, "ts0")), /* CLK */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 1),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* CK */
		SUNXI_FUNCTION(0x2, "csi"), /* CK */
		SUNXI_FUNCTION(0x4, "ts0")), /* ERR */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 2),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* HSYNC */
		SUNXI_FUNCTION(0x2, "csi"), /* HSYNC */
		SUNXI_FUNCTION(0x4, "ts0")), /* SYNC */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 3),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* VSYNC */
		SUNXI_FUNCTION(0x2, "csi"), /* VSYNC */
		SUNXI_FUNCTION(0x4, "ts0")), /* DVLD */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 4),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* D0 */
		SUNXI_FUNCTION(0x2, "csi"), /* D0 */
		SUNXI_FUNCTION(0x4, "ts0")), /* D0 */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 5),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* D1 */
		SUNXI_FUNCTION(0x2, "csi"), /* D1 */
		SUNXI_FUNCTION(0x4, "ts0")), /* D1 */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 6),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* D2 */
		SUNXI_FUNCTION(0x2, "csi"), /* D2 */
		SUNXI_FUNCTION(0x4, "ts0")), /* D2 */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 7),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* D3 */
		SUNXI_FUNCTION(0x2, "csi"), /* D3 */
		SUNXI_FUNCTION(0x4, "ts0")), /* D3 */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 8),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* D4 */
		SUNXI_FUNCTION(0x2, "csi"), /* D4 */
		SUNXI_FUNCTION(0x4, "ts0")), /* D4 */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 9),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* D5 */
		SUNXI_FUNCTION(0x2, "csi"), /* D5 */
		SUNXI_FUNCTION(0x4, "ts0")), /* D5 */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 10),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* D6 */
		SUNXI_FUNCTION(0x2, "csi"), /* D6 */
		SUNXI_FUNCTION(0x4, "ts0")), /* D6 */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 11),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0"), /* D7 */
		SUNXI_FUNCTION(0x2, "csi"), /* D7 */
		SUNXI_FUNCTION(0x4, "ts0")), /* D7 */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 12),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0")), /* SCK */
		SUNXI_FUNCTION(0x2, "csi")), /* SCK */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 13),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),
		SUNXI_FUNCTION(0x2, "csi0")), /* SDA */
		SUNXI_FUNCTION(0x2, "csi")), /* SDA */
		SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 14),
		SUNXI_FUNCTION(0x0, "gpio_in"),
		SUNXI_FUNCTION(0x1, "gpio_out"),